专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06678805B1 Structure organization for improved cache performance 有权
标题翻译：结构组织提高缓存性能
公开(公告)号：US06678805B1
公开(公告)日：2004-01-13
申请号：US09578774
申请日：2000-05-25
申请人： Adrian Dumitru Corduneanu , Vinod K. Grover , Richard Emil Ladner , Simon M. Meacham , Kevin James Zatloukal
发明人： Adrian Dumitru Corduneanu , Vinod K. Grover , Richard Emil Ladner , Simon M. Meacham , Kevin James Zatloukal
IPC分类号： G06F1200
CPC分类号： G06F12/126 , G06F11/3447 , G06F11/3471 , G06F2201/885
摘要： A method, apparatus, and software are disclosed for modelling access behavior to a cache memory using trace data collected during execution of an application. The model thus obtained is used to improve cache performance by reordering constituent members of data structures so as to improve the cache hit rate.
摘要翻译：公开了一种方法，装置和软件，用于使用在执行应用期间收集的跟踪数据来建模对高速缓冲存储器的访问行为。如此获得的模型用于通过重新排序数据结构的组成成员来提高高速缓存性能，以便提高高速缓存命中率。

2. 发明申请

US20110145304A1 EFFICIENT GARBAGE COLLECTION AND EXCEPTION HANDLING IN A HARDWARE ACCELERATED TRANSACTIONAL MEMORY SYSTEM 有权
标题翻译：硬件加速传输存储系统中的高效收集和异常处理
公开(公告)号：US20110145304A1
公开(公告)日：2011-06-16
申请号：US12638929
申请日：2009-12-15
申请人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Vinod K. Grover , Michael Magruder , Gad Sheaffer
发明人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Vinod K. Grover , Michael Magruder , Gad Sheaffer
IPC分类号： G06F17/00 , G06F12/00 , G06F12/02
CPC分类号： G06F9/466 , G06F9/3004 , G06F9/30087 , G06F9/30185 , G06F9/3834 , G06F9/467 , G06F12/0253 , G06F12/0815 , G06F12/082
摘要： Handling garbage collection and exceptions in hardware assisted transactions. Embodiments are practiced in a computing environment including a hardware assisted transaction system. Embodiments includes acts for writing to a card table outside of a transaction; handling garbage collection compaction occurring when a hardware transaction is active by using a common global variable and instructing one or more agents to write to the common global variable any time an operation is performed which may change an object's virtual address; acts for managing a thread-local allocation context; acts for handling exceptions while in a hardware assisted transaction. A method includes beginning a hardware assisted transaction, raising an exception while in the hardware assisted transaction, including creating an exception object, determining that the transaction should be rolled back, and as a result of determining that the transaction should be rolled back, marshaling the exception object out of the hardware assisted transaction.
摘要翻译：在硬件辅助交易中处理垃圾收集和异常。实施例在包括硬件辅助交易系统的计算环境中实现。实施例包括用于在事务之外写入卡表的动作; 通过使用公共全局变量来处理在硬件事务处于活动状态时发生的垃圾收集压缩，并且在每次执行可能改变对象的虚拟地址的操作时，指示一个或多个代理写入公共全局变量; 用于管理线程本地分配上下文的动作; 在硬件辅助交易中处理异常的行为。一种方法包括开始硬件辅助事务，在硬件辅助事务中引发异常，包括创建异常对象，确定事务应该回滚，并且由于确定事务应该回滚，因此，异常对象出来的硬件辅助事务。

3. 发明申请

US20090328018A1 OPTIMIZING PRIMITIVES IN SOFTWARE TRANSACTIONAL MEMORY 有权
标题翻译：软件交易记忆中的优化原则
公开(公告)号：US20090328018A1
公开(公告)日：2009-12-31
申请号：US12163284
申请日：2008-06-27
申请人： David L. Detlefs , Michael M. Magruder , Yosseff Levanoni , Vinod K. Grover
发明人： David L. Detlefs , Michael M. Magruder , Yosseff Levanoni , Vinod K. Grover
IPC分类号： G06F9/45
CPC分类号： G06F8/443
摘要： A compiler is provided that determines when the use of software transactional memory (STM) primitives may be optimized with respect to a set of collectively dominating STM primitives. The compiler analysis coordinates the use of variables containing possible shadow copy pointers to allow the analysis to be performed for both direct write and buffered write STM systems. The coordination of the variables containing the possible shadow copy pointers ensures that the results of STM primitives are properly reused. The compiler analysis identifies memory accesses where STM primitives may be eliminated, combined, or substituted for lower overhead STM primitives.
摘要翻译：提供了一种编译器，其确定何时可以相对于一组统一主导的STM原语来优化软件事务存储器（STM）原语的使用。编译器分析协调使用包含可能的卷影复制指针的变量，以便对直写和缓冲写STM系统执行分析。包含可能的卷影复制指针的变量的协调确保了STM原语的结果被适当重复使用。编译器分析识别存储器访问，其中STM原语可以被消除，组合或代替较低开销的STM原语。

4. 发明申请

US20090327636A1 COMPRESSED TRANSACTIONAL LOCKS IN OBJECT HEADERS 有权
标题翻译：对象头部压缩的交互锁
公开(公告)号：US20090327636A1
公开(公告)日：2009-12-31
申请号：US12163788
申请日：2008-06-27
申请人： David L. Detlefs , Vinod K. Grover , Yosseff Levanoni , Michael M. Magruder
发明人： David L. Detlefs , Vinod K. Grover , Yosseff Levanoni , Michael M. Magruder
IPC分类号： G06F12/14 , G06F17/30
CPC分类号： G06F9/466
摘要： A software transactional memory system is provided that generates and stores compressed transactional locks in a portion of object headers. The software transactional memory system allocates preferred write log memory with a predefined size of memory that corresponds to a number of bits in the compressed transactional locks. The compressed transactional locks identify write log entries in corresponding write logs in the preferred write log memory. If the preferred write log memory becomes full, additional write log memory is allocated for write log entries and subsequent transactional locks are stored uncompressed in an auxiliary memory. A pointer that may be used to locate the uncompressed transactional lock is stored in the header. If an object header with a compressed transactional lock is needed for another use, the compressed transactional lock is uncompressed and stored in the auxiliary memory. A pointer that may be used to locate the uncompressed transactional lock is stored in the header.
摘要翻译：提供了一种软件事务存储器系统，其在对象头部的一部分中生成并存储压缩事务锁。软件事务存储系统将优选的写日志存储器与对应于压缩事务锁中的多个位的预定义大小的存储器分配。压缩事务锁在首选写入日志存储器中的相应写入日志中标识写入日志条目。如果首选的写入日志内存已满，则会为写入日志条目分配额外的写入日志内存，而后续的事务锁存在未压缩的辅助存储器中。可用于定位未压缩事务锁的指针存储在标题中。如果需要具有压缩事务锁定的对象标头进行另一次使用，压缩事务锁将被解压缩并存储在辅助存储器中。可用于定位未压缩事务锁的指针存储在标题中。

5. 发明申请

US20090077083A1 Parallel nested transactions in transactional memory 有权
标题翻译：事务内存中的并行嵌套事务
公开(公告)号：US20090077083A1
公开(公告)日：2009-03-19
申请号：US11901647
申请日：2007-09-18
申请人： Micheal M. Magruder , David Detlefs , John Joseph Duffy , Goetz Graefe , Vinod K. Grover
发明人： Micheal M. Magruder , David Detlefs , John Joseph Duffy , Goetz Graefe , Vinod K. Grover
IPC分类号： G06F17/30
CPC分类号： G06F9/467 , G06F17/30356 , G06F17/30359 , G06F17/30362
摘要： Various technologies and techniques are disclosed for supporting parallel nested transactions in a transactional memory system. Multiple closed nested transactions are created for a single parent transaction, and the closed nested transactions are executed concurrently as parallel nested transactions. Various techniques are used to ensure effects of the parallel nested transactions are hidden from other transactions outside the parent transaction until the parent transaction commits. For example, versioned write locks are used with parallel nested transactions. When a transactional memory word changes from a write lock to a versioned write lock, an entry is made in a global versioned write lock map to store a pointer to a write log entry that the versioned write lock replaced. When the versioned write lock is encountered during transaction processing, the global versioned write lock map is consulted to translate the versioned write lock to the pointer to the write log entry.
摘要翻译：公开了用于支持事务存储器系统中的并行嵌套事务的各种技术和技术。为单个父事务创建多个封闭的嵌套事务，并且封闭的嵌套事务将作为并行嵌套事务并发执行。使用各种技术来确保并行嵌套事务对父事务之外的其他事务的影响，直到父事务提交为止。例如，版本化的写锁与并行嵌套事务一起使用。当事务性内存单词从写入锁定更改为版本化写入锁定时，将在全局版本化写入锁定映射中创建一个条目，以存储指向版本化写入锁定替换的写入日志条目的指针。当在事务处理期间遇到版本化的写锁时，请参考全局版本的写入锁定映射，以将版本化的写锁定转换为写入日志条目的指针。

6. 发明申请

US20080256073A1 Transactional memory using buffered writes and enforced serialization order 有权
标题翻译：事务内存使用缓冲写入和强制序列化顺序
公开(公告)号：US20080256073A1
公开(公告)日：2008-10-16
申请号：US11786174
申请日：2007-04-11
申请人： David Detlefs , John Joseph Duffy , Michael M. Magruder , Goetz Graefe , Vinod K. Grover , Timothy Lawrence Harris
发明人： David Detlefs , John Joseph Duffy , Michael M. Magruder , Goetz Graefe , Vinod K. Grover , Timothy Lawrence Harris
IPC分类号： G06F17/30
CPC分类号： G06F9/528
摘要： Various technologies and techniques are disclosed that support buffered writes and enforced serialization order in a software transactional memory system. A buffered write process is provided that performs writes to shadow copies of objects and writes content back to the objects after validating a respective transaction during commit. When a write lock is first obtained for a particular transaction, a shadow copy is made of a particular object. Writes are performed to and reads from the shadow copy. After validating the particular transaction during commit, content is written from the shadow copy to the particular object. A transaction ordering process is provided that ensures that an order in which the transactions are committed matches an abstract serialization order of the transactions. Transactions are not allowed to commit until their ticket number matches a global number that tracks the next transaction that should commit.
摘要翻译：公开了各种技术和技术，其支持软件事务存储器系统中的缓冲写入和强制序列化顺序。提供缓冲的写入过程，其在对象的卷影副本执行写入，并且在提交期间验证相应的事务之后将内容写回到对象。当一个特定的事务首次获得一个写锁定时，一个影子副本是由一个特定的对象组成的。写入被执行并从卷影副本中读取。在提交期间验证特定事务后，将内容从卷影副本写入特定对象。提供了事务排序过程，其确保事务被提交的顺序与事务的抽象序列化顺序相匹配。事务不允许提交，直到他们的机票号码跟踪跟踪下一个应该提交的事务的全局号码。

7. 发明申请

US20080140957A1 CRITICAL MEMORY 有权
标题翻译：关键记忆
公开(公告)号：US20080140957A1
公开(公告)日：2008-06-12
申请号：US11608698
申请日：2006-12-08
申请人： Karthik Pattabiraman , Vinod K. Grover , Benjamin G. Zorn
发明人： Karthik Pattabiraman , Vinod K. Grover , Benjamin G. Zorn
IPC分类号： G06F12/02 , G06F12/16
CPC分类号： G06F11/141 , G06F11/1438
摘要： Typical computer programs may incur costly memory errors that result in corrupted data. A new memory model is presented wherein it may be determined that certain data is critical and critical data may be stored and protected during computer application execution. Critical Memory allows that data determined to be critical may be stored and retrieved using functions enabled to increase the reliability of the data. Critical Memory presents a memory model where a subset of memory designated as critical memory may be used to store a subset of data deemed critical data. Probabilistic guarantees of data value consistency are provided by the employment of the new memory model. The memory model and functions presented are compatible with existing third-party libraries such that third-party libraries may be compatibly called from processes using critical memory.
摘要翻译：典型的计算机程序可能会导致导致数据损坏的昂贵的内存错误。提出了一种新的存储器模型，其中可以确定某些数据是关键的，并且在计算机应用执行期间可以存储和保护关键数据。关键内存允许确定为关键的数据可以使用启用的功能来存储和检索，以提高数据的可靠性。关键存储器提供了一种存储器模型，其中指定为关键存储器的存储器的子集可以用于存储被认为是关键数据的数据子集。通过使用新的内存模型提供数据价值一致性的概率保证。所呈现的内存模型和功能与现有的第三方库兼容，使得可以使用关键内存从进程兼容地调用第三方库。

8. 发明授权

US07120898B2 Intermediate representation for multiple exception handling models 有权
标题翻译：多个异常处理模型的中间表示
公开(公告)号：US07120898B2
公开(公告)日：2006-10-10
申请号：US10609275
申请日：2003-06-26
申请人： Vinod K. Grover , Akella V. S. Sastry
发明人： Vinod K. Grover , Akella V. S. Sastry
IPC分类号： G06F9/44 , G06F9/45 , G06F11/00
CPC分类号： G06F8/20 , G06F8/423
摘要： As described herein, an intermediate representation of a source code file may be used to explicitly express exception handling control flow prior to generating object code for the source code. As further described herein, a single uniform set of instructions of the intermediate representation may be used for expressing multiple different exception handling mechanisms related to multiple different programming languages. The intermediate form of the exception handling instructions may be generated by translating an intermediate language representation of the source code file. Representations of the source code in multiple different intermediate languages may be translated to a single uniform set of instructions of the intermediate representation. The intermediate form of the exception handling instructions may then be used by software development tools for such tasks as code generation, code optimization, code analysis etc. Thus, the same methods for code optimizations, analysis and generation may be used for intermediate representations of multiple different languages.
摘要翻译：如本文所述，源代码文件的中间表示可以用于在为源代码生成目标代码之前显式表达异常处理控制流程。如本文进一步描述的，中间表示的单个均匀的指令集可以用于表示与多个不同的编程语言相关的多个不同的异常处理机制。可以通过翻译源代码文件的中间语言表示来生成异常处理指令的中间形式。可以将多个不同中间语言的源代码的表示形式转换为中间表示的单个均匀指令集。异常处理指令的中间形式然后可以由软件开发工具用于诸如代码生成，代码优化，代码分析等任务。因此，用于代码优化，分析和生成的相同方法可以用于多个的中间表示不同的语言。

9. 发明授权

US08839213B2 Optimizing primitives in software transactional memory 有权
标题翻译：优化软件事务内存中的原语
公开(公告)号：US08839213B2
公开(公告)日：2014-09-16
申请号：US12163284
申请日：2008-06-27
申请人： David L. Detlefs , Michael M. Magruder , Yosseff Levanoni , Vinod K. Grover
发明人： David L. Detlefs , Michael M. Magruder , Yosseff Levanoni , Vinod K. Grover
IPC分类号： G06F9/45
CPC分类号： G06F8/443
摘要： A compiler is provided that determines when the use of software transactional memory (STM) primitives may be optimized with respect to a set of collectively dominating STM primitives. The compiler analysis coordinates the use of variables containing possible shadow copy pointers to allow the analysis to be performed for both direct write and buffered write STM systems. The coordination of the variables containing the possible shadow copy pointers ensures that the results of STM primitives are properly reused. The compiler analysis identifies memory accesses where STM primitives may be eliminated, combined, or substituted for lower overhead STM primitives.
摘要翻译：提供了一种编译器，其确定何时可以相对于一组统一主导的STM原语来优化软件事务存储器（STM）原语的使用。编译器分析协调使用包含可能的卷影复制指针的变量，以便对直写和缓冲写STM系统执行分析。包含可能的卷影复制指针的变量的协调确保了STM原语的结果被适当重复使用。编译器分析识别存储器访问，其中STM原语可以被消除，组合或代替较低开销的STM原语。

10. 发明授权

US07962456B2 Parallel nested transactions in transactional memory 有权
标题翻译：事务内存中的并行嵌套事务
公开(公告)号：US07962456B2
公开(公告)日：2011-06-14
申请号：US11901483
申请日：2007-09-18
申请人： Michael M. Magruder , David Detlefs , John Joseph Duffy , Goetz Graefe , Vinod K. Grover
发明人： Michael M. Magruder , David Detlefs , John Joseph Duffy , Goetz Graefe , Vinod K. Grover
IPC分类号： G06F17/30
CPC分类号： G06F17/30356 , G06F17/30362
摘要： Various technologies and techniques are disclosed for supporting parallel nested transactions in a transactional memory system. For example, pessimistic reads are supported. A pessimistic duplication detection data structure is created for a parallel nested transaction. An entry is made into the data structure for each pessimistic read in the parallel nested transaction. When committing the parallel nested transaction, new pessimistic read locks are passed to an immediate parent, and an entry is made into a separate pessimistic duplication detection data structure of the immediate parent with synchronization between sibling transactions. The pessimistic duplication detection data structures can also be used for upgrades from pessimistic reads to write locks. Retry operations are supported with parallel nested transactions. Write abort compensation maps can be used with parallel nested transactions to detect and handle falsely doomed parent transactions.
摘要翻译：公开了用于支持事务存储器系统中的并行嵌套事务的各种技术和技术。例如，支持悲观的读取。为并行嵌套事务创建悲观重复检测数据结构。在并行嵌套事务中，每个悲观读取的数据结构都会被输入。在提交并行嵌套事务时，新的悲观读锁传递给一个直接的父类，并且一个条目被做成一个独立的悲观重复检测数据结构的直接父母同步的兄弟交易。悲观的重复检测数据结构也可用于从悲观读取到写入锁的升级。并行嵌套事务支持重试操作。写入中止补偿映射可以与并行嵌套事务一起使用，以检测和处理错误注销的父事务。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式