专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130032384A1 THIN FILM ELECTRODE CERAMIC SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME 审中-公开
标题翻译：薄膜电极陶瓷基板及其制造方法
公开(公告)号：US20130032384A1
公开(公告)日：2013-02-07
申请号：US13565249
申请日：2012-08-02
申请人： Won Hee Yoo , Byeung Gyu Chang , Taek Jung Lee , Yun Hwi Park
发明人： Won Hee Yoo , Byeung Gyu Chang , Taek Jung Lee , Yun Hwi Park
IPC分类号： H05K1/03 , H05K3/22
CPC分类号： H05K3/243 , H05K1/0306 , H05K3/107 , H05K3/108 , H05K2201/0338
摘要： Disclosed herein are a thin film electrode ceramic substrate and a method for manufacturing the same. The thin film electrode ceramic substrate includes: a ceramic substrate; a thin film electrode pattern formed on the ceramic substrate; and a plating layer formed on the thin film electrode pattern, wherein the plating layer is formed above the thin film electrode pattern and on both lateral surfaces of the thin film electrode pattern. According to the present invention, an undercut defect occurring between the surface of the ceramic substrate and the thin film electrode pattern and between the thin film electrode patterns due to an etchant can be prevented, by forming a plating layer above the thin film electrode pattern or on both lateral surfaces of the thin film electrode pattern, or forming an intaglio type anti-etching metal layer in the surface of the ceramic substrate.
摘要翻译：本文公开了一种薄膜电极陶瓷基板及其制造方法。薄膜电极陶瓷基板包括：陶瓷基板; 形成在陶瓷基板上的薄膜电极图案; 以及形成在所述薄膜电极图案上的镀层，其中所述镀层形成在所述薄膜电极图案的上方以及所述薄膜电极图案的两个侧面上。根据本发明，通过在薄膜电极图案上方形成镀层，可以防止在陶瓷基板的表面与薄膜电极图案之间以及由于蚀刻剂引起的薄膜电极图案之间发生的底切缺陷，或在薄膜电极图案的两个侧表面上，或在陶瓷基板的表面中形成凹版型的抗蚀刻金属层。

2. 发明申请

US20130017504A1 FURNACE 审中-公开
标题翻译：炉
公开(公告)号：US20130017504A1
公开(公告)日：2013-01-17
申请号：US13473215
申请日：2012-05-16
申请人： Won Hee YOO , Yun Hwi PARK , Byeung Gyu CHANG
发明人： Won Hee YOO , Yun Hwi PARK , Byeung Gyu CHANG
IPC分类号： F27D19/00 , F27D21/04
CPC分类号： H01L21/67248 , F27B2005/143 , F27D21/0014 , F27D2019/0025 , H01L21/67109
摘要： Disclosed herein is a furnace, including: a body having a space formed therein; a plurality of thermocouples disposed in the body and vertically movably coupled with the body; a plurality of heating elements dispose in the body; and a control unit that receives temperature data from the thermocouples to control temperature of the heating elements, whereby the furnace can measure and control the temperature for each portion of the internal space to form uniform temperature distribution, in particular, make temperature distribution of the heat applied to the fired matter uniform to obtain high-quality fired matter.
摘要翻译：本文公开了一种炉，包括：具有形成在其中的空间的主体; 多个热电偶，其布置在所述主体中并与所述主体垂直地可移动地联接; 多个加热元件配置在体内; 以及控制单元，其接收来自热电偶的温度数据以控制加热元件的温度，由此炉子可以测量和控制内部空间的每个部分的温度，以形成均匀的温度分布，特别是使得热量的温度分布适用于烧制物均匀，以获得高品质的发射物质。

3. 发明申请

US20080238553A1 POWER AMPLIFYING DEVICE HAVING LINEARIZER 失效
标题翻译：具有线性化的功率放大器件
公开(公告)号：US20080238553A1
公开(公告)日：2008-10-02
申请号：US12049005
申请日：2008-03-14
申请人： Yun Hee CHO , Chul Soon Park , Ji Hoon Kim , Yun Hwi Park
发明人： Yun Hee CHO , Chul Soon Park , Ji Hoon Kim , Yun Hwi Park
IPC分类号： H03F3/04
CPC分类号： H03F1/0266 , H03F1/32 , H03F2200/18
摘要： There is provided a power amplifying device having a linearizer in which a bias circuit has an initial impedance set when initially operated, then the impedance is varied according to a level of an input signal and the input signal is amplified in a broad range from a low level region to a high level region, thereby improving linearity of an output signal. The power amplifying device including: an amplifying unit receiving a bias power source and amplifying an input signal; a bias unit varying the bias power source according to a set impedance to provide to the amplifying unit; and an impedance setting unit setting the impedance of the bias unit in response to a preset control voltage when the bias unit is initially operated and re-setting the impedance of the bias unit according to a level of the input signal of the amplifying unit after initial operation of the bias unit.
摘要翻译：提供一种功率放大装置，其具有线性化装置，其中偏置电路在初始操作时具有设定的初始阻抗，然后根据输入信号的电平来改变阻抗，并且输入信号在低范围内被放大电平区域到高电平区域，从而提高输出信号的线性度。功率放大装置包括：放大单元，接收偏置电源并放大输入信号; 偏置单元根据设定的阻抗改变偏置电源以提供给放大单元; 以及阻抗设定单元，当偏置单元初始操作时，响应于预设的控制电压来设定偏置单元的阻抗，并根据放大单元的输入信号的电平在初始化之后重新设置偏置单元的阻抗偏置单元的操作。

4. 发明申请

US20120037610A1 CERAMIC FIRING FURNACE 审中-公开
标题翻译：陶瓷火炉
公开(公告)号：US20120037610A1
公开(公告)日：2012-02-16
申请号：US12985001
申请日：2011-01-05
申请人： Won Hee YOO , Byeung Gyu CHANG , Yun Hwi PARK
发明人： Won Hee YOO , Byeung Gyu CHANG , Yun Hwi PARK
IPC分类号： F27B14/06
CPC分类号： F27B17/0041 , F27B5/06 , F27B5/16 , F27B17/0075 , F27B2005/165
摘要： A ceramic firing furnace is provided. A uniform gas atmosphere is formed in the ceramic firing furnace to thus minimize a defective ceramic substrate when the ceramic substrate is fired. The ceramic firing furnace includes: a case having an internal space in which a shaped body is disposed; a heating element disposed in the interior of the case and radiating heat; and a plurality of air supply units fastened through the case such that the plurality of air supply units are rotatable by an external force, and supplying a gas to the internal space of the case.
摘要翻译：提供陶瓷烧制炉。在陶瓷烧制炉中形成均匀的气体气氛，从而使陶瓷基板烧成时的陶瓷基板不良。陶瓷烧制炉包括：具有内部空间的壳体，成形体设置在该内部空间中; 设置在壳体内部并辐射热量的加热元件; 以及多个空气供给单元，其通过所述壳体紧固，使得所述多个供气单元能够通过外力旋转，并且将气体供应到所述壳体的内部空间。

5. 发明申请

US20100055393A1 MULTILAYER CERAMIC SUBSTRATE 有权
标题翻译：多层陶瓷基板
公开(公告)号：US20100055393A1
公开(公告)日：2010-03-04
申请号：US12467542
申请日：2009-05-18
申请人： Yun Hwi PARK , Bong Gyun Kim , Yoon Hyuck Choi
发明人： Yun Hwi PARK , Bong Gyun Kim , Yoon Hyuck Choi
IPC分类号： B32B3/10
CPC分类号： H05K3/4061 , H05K1/0242 , H05K3/4629 , H05K2201/0269 , H05K2201/096 , H05K2203/082 , Y10T428/24322 , Y10T428/24926
摘要： There is provided a multilayer ceramic substrate including a conductive via of a dual-layer structure capable of preventing loss in electrical conductivity and signal. The multilayer ceramic substrate includes: a plurality of dielectric layers; and a circuit pattern part formed on at least a portion of the dielectric layers, the circuit pattern part including at least one conductive via and conductive pattern, wherein the at least one conductive via comprises an outer peripheral portion and an inner peripheral portion, the outer peripheral portion formed along an inner wall of a via hole extending through the dielectric layers and formed of a first conductive material containing a metal, and the inner peripheral portion filled in the outer peripheral portion and formed of a second conductive material having a shrinkage initiation temperature higher than a shrinkage initiation temperature of the first conductive material.
摘要翻译：提供了一种包括能够防止导电性和信号损失的双层结构的导电通孔的多层陶瓷基板。多层陶瓷基板包括：多个电介质层; 以及形成在所述电介质层的至少一部分上的电路图形部分，所述电路图形部分包括至少一个导电通路和导电图案，其中所述至少一个导电通孔包括外周部分和内周部分，沿着贯穿电介质层的通路孔的内壁形成的周边部分，并且由包含金属的第一导电材料形成，并且内周部分填充在外周部分中，并由具有收缩起始温度的第二导电材料形成高于第一导电材料的收缩起始温度。

6. 发明申请

US20080303120A1 Semiconductor chip package 有权
标题翻译：半导体芯片封装
公开(公告)号：US20080303120A1
公开(公告)日：2008-12-11
申请号：US12155867
申请日：2008-06-11
申请人： Tae Soo Lee , Yun Hwi Park
发明人： Tae Soo Lee , Yun Hwi Park
IPC分类号： H01L23/552
CPC分类号： H01L23/552 , H01L23/13 , H01L23/15 , H01L24/45 , H01L24/48 , H01L24/73 , H01L24/81 , H01L24/85 , H01L2224/16225 , H01L2224/16235 , H01L2224/32225 , H01L2224/451 , H01L2224/48227 , H01L2224/48235 , H01L2224/73253 , H01L2224/73265 , H01L2224/81801 , H01L2224/85 , H01L2924/09701 , H01L2924/14 , H01L2924/15153 , H01L2924/1517 , H01L2924/15192 , H01L2924/15311 , H01L2924/1532 , H01L2924/15321 , H01L2924/15787 , H01L2924/16152 , H01L2924/181 , H01L2924/19041 , H01L2924/19105 , H01L2924/3025 , H01L2924/00 , H01L2924/00012 , H01L2924/00014
摘要： A semiconductor chip package includes a main board; a ceramic substrate having a cavity within which at least one chip is electrically mounted, the cavity being placed at a lower portion of the ceramic substrate facing the main board; and a conductive shielding layer provided with a predetermined thickness on the outside of the ceramic substrate. The ceramic substrate includes: at least one first ground line electrically connecting the conductive shielding layer with the main board; at least one second ground line electrically connecting the conductive shielding layer with the chip; and at least one signal line electrically connecting the chip with the main board. Thus, manufacturing costs are lowered because of the reduced number of components being used, miniaturization in device design can be achieved because of the small volume of the package, and the ground performance can be improved.
摘要翻译：半导体芯片封装包括主板; 陶瓷基板，其具有至少一个芯片电气安装的空腔，所述空腔设置在所述陶瓷基板的面对所述主板的下部; 以及在陶瓷基板的外侧设置有规定厚度的导电性屏蔽层。陶瓷基板包括：将导电屏蔽层与主板电连接的至少一个第一接地线; 将所述导电屏蔽层与所述芯片电连接的至少一个第二接地线; 以及将芯片与主板电连接的至少一个信号线。因此，由于使用的部件数量减少，制造成本降低，因为可以实现小型化的装置设计，因为包装体积小，并且可以提高地面性能。

7. 发明授权

US6160469A Large value buried inductors in low temperature co-fired ceramic circuit boards 有权
标题翻译：低温共烧陶瓷电路板大值埋电感器
公开(公告)号：US6160469A
公开(公告)日：2000-12-12
申请号：US218862
申请日：1998-12-23
申请人： Michael James Liberatore , Leszek Hozer , Je-Do Mun , In-Tae Kim , Yun-Hwi Park , Hyun-Gyu Kang , Sung-Dae Park
发明人： Michael James Liberatore , Leszek Hozer , Je-Do Mun , In-Tae Kim , Yun-Hwi Park , Hyun-Gyu Kang , Sung-Dae Park
IPC分类号： H01F5/00 , C04B35/26 , C04B35/497 , C08K3/22 , C08L101/00 , H01F1/00 , H01F17/00 , H01F41/04 , H01G4/12 , H01G4/30 , H05K1/03 , H05K1/16 , H05K3/46 , H01F27/28
CPC分类号： H01F41/046 , C04B35/265 , C04B35/497 , H01F1/0027 , H01F17/0006 , H01F41/042 , H01F41/043 , H01G4/1254 , H01G4/30 , H05K1/0306 , H05K1/165
摘要： Large value embedded inductors are made by screen printing an inductor coil onto one or more ferrite tapes, and covering the ferrite tapes with one or more ferrite tape layer or layers. Low firing temperature green tapes surround the ferrite layer or layers. These green tapes can be expansion matched to gallium arsenide.
摘要翻译：通过将电感线圈丝网印刷到一个或多个铁氧体磁带上并用一个或多个铁氧体磁带层或层覆盖铁氧体磁带，制成大值嵌入式电感器。低烧结温度绿带围绕铁氧体层或层。这些绿色磁带可以与砷化镓扩展匹配。

8. 发明申请

US20100102430A1 SEMICONDUCTOR MULTI-CHIP PACKAGE 审中-公开
标题翻译：半导体多芯片封装
公开(公告)号：US20100102430A1
公开(公告)日：2010-04-29
申请号：US12476221
申请日：2009-06-01
申请人： Tae Soo LEE , Yun Hwi Park , Yun Hee Cho
发明人： Tae Soo LEE , Yun Hwi Park , Yun Hee Cho
IPC分类号： H01L23/488 , H01L23/48
CPC分类号： H01L25/16 , H01L24/73 , H01L2224/05554 , H01L2224/16227 , H01L2224/48091 , H01L2224/48227 , H01L2224/73204 , H01L2224/73265 , H01L2225/0651 , H01L2225/06517 , H01L2225/06541 , H01L2225/06572 , H01L2924/01006 , H01L2924/01029 , H01L2924/01033 , H01L2924/01047 , H01L2924/07802 , H01L2924/09701 , H01L2924/14 , H01L2924/15787 , H01L2924/181 , H01L2924/19104 , H01L2924/00014 , H01L2924/00
摘要： A semiconductor multichip package includes a substrate having a top surface on which a bonding pad is formed, and a bottom surface opposing the top surface, on which an external connection terminal electrically connected with the bonding pad is formed, a first semiconductor chip mounted on a region of the top surface of the substrate excluding the bonding pad, a ceramic spacer disposed on a top surface of the first semiconductor chip and including a passive device therein, and at least one second semiconductor chip disposed on a top surface of the ceramic spacer. The ceramic spacer includes an interlayer circuit for an electrical connection between the first and second semiconductor chips, and the passive device is electrically connected to at least one of the first and second semiconductor chips. Accordingly, a package with a more compact structure can be realized.
摘要翻译：一种半导体多芯片封装，包括具有形成有焊盘的顶面的基板和与形成有与焊盘电连接的外部连接端子的上表面的底面，安装在焊盘上的第一半导体芯片除了焊盘之外的衬底的顶表面的区域，设置在第一半导体芯片的顶表面上并且包括其中的无源器件的陶瓷间隔件和设置在陶瓷间隔件的顶表面上的至少一个第二半导体芯片。陶瓷间隔件包括用于第一和第二半导体芯片之间的电连接的层间电路，并且无源器件电连接到第一和第二半导体芯片中的至少一个。因此，可以实现具有更紧凑结构的封装。

9. 发明授权

US07692490B2 Power amplifying device having linearizer 失效
标题翻译：具有线性化的功率放大装置
公开(公告)号：US07692490B2
公开(公告)日：2010-04-06
申请号：US12049005
申请日：2008-03-14
申请人： Yun Hee Cho , Chul Soon Park , Ji Hoon Kim , Yun Hwi Park
发明人： Yun Hee Cho , Chul Soon Park , Ji Hoon Kim , Yun Hwi Park
IPC分类号： H03F3/04
CPC分类号： H03F1/0266 , H03F1/32 , H03F2200/18
摘要： There is provided a power amplifying device having a linearizer in which a bias circuit has an initial impedance set when initially operated, then the impedance is varied according to a level of an input signal and the input signal is amplified in a broad range from a low level region to a high level region, thereby improving linearity of an output signal. The power amplifying device including: an amplifying unit receiving a bias power source and amplifying an input signal; a bias unit varying the bias power source according to a set impedance to provide to the amplifying unit; and an impedance setting unit setting the impedance of the bias unit in response to a preset control voltage when the bias unit is initially operated and re-setting the impedance of the bias unit according to a level of the input signal of the amplifying unit after initial operation of the bias unit.
摘要翻译：提供一种功率放大装置，其具有线性化装置，其中偏置电路在初始操作时具有设定的初始阻抗，然后根据输入信号的电平来改变阻抗，并且输入信号在低范围内被放大电平区域到高电平区域，从而提高输出信号的线性度。功率放大装置包括：放大单元，接收偏置电源并放大输入信号; 偏置单元根据设定的阻抗改变偏置电源以提供给放大单元; 以及阻抗设定单元，当偏置单元初始操作时，响应于预设的控制电压来设定偏置单元的阻抗，并根据放大单元的输入信号的电平在初始化之后重新设置偏置单元的阻抗偏置单元的操作。

10. 发明申请

US20100020499A1 ELECTRONIC CHIP MODULE 有权
标题翻译：电子芯片模块
公开(公告)号：US20100020499A1
公开(公告)日：2010-01-28
申请号：US12425111
申请日：2009-04-16
申请人： Tae Soo LEE , Yun Hwi PARK
发明人： Tae Soo LEE , Yun Hwi PARK
IPC分类号： H05K7/20
CPC分类号： H01L23/3677 , H01L23/3737 , H01L2924/0002 , H01L2924/09701 , H05K1/0206 , H05K1/0306 , H05K3/0061 , H05K3/386 , H05K2201/10287 , H01L2924/00
摘要： Provided is an electron chip module having a heat sink that can increase heat dissipation efficiency. A bottom surface of a module circuit board and an upper surface of a heat sink are in direct contact with each other by using a metal wire, such that heat generated during the operation of a heat-generating device chip mounted onto the module circuit board can be effectively dissipated to the outside.
摘要翻译：提供一种具有能够提高散热效率的散热器的电子芯片模块。模块电路板的底面和散热器的上表面通过使用金属线彼此直接接触，使得在安装到模块电路板上的发热装置芯片的操作期间产生的热可以有效地消散到外面。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式