专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100183081A1 GENERIC BUFFER CIRCUITS AND METHODS FOR OUT OF BAND SIGNALING 有权
标题翻译：一般缓冲电路和带状信号的方法
公开(公告)号：US20100183081A1
公开(公告)日：2010-07-22
申请号：US12357369
申请日：2009-01-21
申请人： Richard S. Ballantyne , Catalin Baetoniu , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
发明人： Richard S. Ballantyne , Catalin Baetoniu , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
IPC分类号： H04B3/00
CPC分类号： G06F13/4072
摘要： Circuits and methods for a differential signal interface for coupling differential signals at a first frequency on a pair of opposite polarity signals to a multiple gigabit transceiver with generic buffers for receiving, transmitting or transceiving out of band signals at a second frequency lower than the first frequency are disclosed. Termination networks are provided coupling generic input buffers to respective ones of the pair of opposite polarity signals for receiving out of band signals where the opposite polarity signals are placed at voltages so that the differential voltage between them is below a threshold voltage. Methods for providing generic buffers with multiple gigabit transceivers for receiving and transmitting out of band signals on a differential signal interface are provided. Out of band signals are received when the out of band signaling protocol is not known.
摘要翻译：差分信号接口的电路和方法，用于将一对相反极性信号上的第一频率的差分信号耦合到具有用于以比第一频率低的第二频率接收，发射或收发带外信号的多吉比特收发器被披露。提供了端接网络，其将通用输入缓冲器耦合到一对相反极性信号中的相应极性信号，用于接收带外信号，其中相反极性信号被置于电压处，使得它们之间的差分电压低于阈值电压。提供了用于向通用缓冲器提供用于在差分信号接口上接收和发送带外信号的多个千兆位收发器的方法。当带外信令协议不知道时，接收带外信号。

2. 发明授权

US08352659B1 Segmentation and reassembly of a data value communicated via interrupt transactions 有权
标题翻译：通过中断事务传递的数据值的分段和重组
公开(公告)号：US08352659B1
公开(公告)日：2013-01-08
申请号：US12609338
申请日：2009-10-30
申请人： Henry E. Styles , Richard S. Ballantyne , Mark Paluszkiewicz , Ralph D. Wittig
发明人： Henry E. Styles , Richard S. Ballantyne , Mark Paluszkiewicz , Ralph D. Wittig
IPC分类号： G06F13/24 , G06F13/14
CPC分类号： G06F13/24
摘要： Approaches for communicating data from a source device to a target device. In one approach, a communicated data value is segmented into a plurality of data chunks at the source device. A sequence of interrupt transactions is transmitted from the source device to a system bus. The transmitting of each interrupt transaction in the sequence includes transmitting a target identifier on an address bus of the system bus, and the target identifier of each interrupt transaction in the sequence includes a respective one of the data chunks. The sequence of interrupt transactions from the system bus is received at the target device. The communicated data value is reassembled at the target device from the data chunks in the target identifier of the interrupt transactions in the sequence.
摘要翻译：将数据从源设备传送到目标设备的方法。在一种方法中，传送的数据值被分割成在源设备处的多个数据块。一系列中断事务从源设备发送到系统总线。序列中的每个中断事务的发送包括在系统总线的地址总线上发送目标标识符，并且序列中每个中断事务的目标标识符包括相应的一个数据块。在目标设备处接收来自系统总线的中断事务序列。所传送的数据值在目标设备中从序列中的中断事务的目标标识符中的数据块重新组合。

3. 发明授权

US07440530B1 Circuit for and method of optimizing the transmission of data on a communication channel 有权
标题翻译：电路和优化通信信道上数据传输的方法
公开(公告)号：US07440530B1
公开(公告)日：2008-10-21
申请号：US10871086
申请日：2004-06-18
申请人： Richard S. Ballantyne
发明人： Richard S. Ballantyne
IPC分类号： H04L7/00
CPC分类号： G06F13/4045 , G11C7/1051 , G11C7/1066 , G11C7/1078 , G11C7/1093 , G11C2207/2254 , H04L1/0015 , H04L1/0026
摘要： A circuit for optimizing the transmission of data on a communication channel is disclosed. According to one embodiment of the invention, a circuit comprises a transmitter circuit having a programmable output characteristic and being coupled to a transmission media. The transmission media receives serial data from the transmitter circuit and couples the data to a receiver circuit by way of the transmission media. A signal quality monitor associated with the receiver circuit generates received signal quality data. Finally, a feedback path couples the received signal quality data to the transmitter circuit.
摘要翻译：公开了一种用于优化通信信道上的数据传输的电路。根据本发明的一个实施例，电路包括具有可编程输出特性并耦合到传输介质的发射机电路。传输介质从发射机电路接收串行数据，并通过传输介质将数据耦合到接收机电路。与接收器电路相关联的信号质量监视器产生接收信号质量数据。最后，反馈路径将接收到的信号质量数据耦合到发射机电路。

4. 发明授权

US07948269B1 System and method for open drain/open collector structures in an integrated circuit 有权
标题翻译：集成电路中开漏/集电极结构的系统和方法
公开(公告)号：US07948269B1
公开(公告)日：2011-05-24
申请号：US12356267
申请日：2009-01-20
申请人： Richard S. Ballantyne , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
发明人： Richard S. Ballantyne , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
IPC分类号： H03K19/00 , H03K19/02
CPC分类号： H03K19/017545 , H03K19/017581
摘要： In one embodiment, an output driver is disclosed. The output driver has a first driving device (Q1) that has a first terminal coupled to a bus line terminal, and a second driving device (Q2) that has a first terminal coupled to the bus line terminal. The first driving device (Q1) is configured to couple the bus line terminal to a reference voltage when activated by a first control signal, and the second driving device (Q2) is configured to couple the bus line terminal to a first supply voltage (Vcc) when the second driving device (Q2) is activated by a second control signal. The output driver also has a controller configured to activate the second control signal after the first control signal is deactivated. The second control signal remains active for a first fixed period of time.
摘要翻译：在一个实施例中，公开了一种输出驱动器。输出驱动器具有第一驱动装置（Q1），其具有耦合到总线端子的第一端子和具有耦合到总线端子的第一端子的第二驱动装置（Q2）。第一驱动装置（Q1）被配置为当由第一控制信号激活时将总线端子耦合到参考电压，并且第二驱动装置（Q2）被配置为将总线端子耦合到第一电源电压（Vcc ）当第二驱动装置（Q2）被第二控制信号激活时。输出驱动器还具有控制器，其被配置为在第一控制信号被去激活之后激活第二控制信号。第二控制信号在第一固定时间段内保持有效。

5. 发明授权

US07786762B2 Generic buffer circuits and methods for out of band signaling 有权
标题翻译：通用缓冲电路和带外信令的方法
公开(公告)号：US07786762B2
公开(公告)日：2010-08-31
申请号：US12357369
申请日：2009-01-21
申请人： Richard S. Ballantyne , Catalin Baetoniu , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
发明人： Richard S. Ballantyne , Catalin Baetoniu , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
IPC分类号： H03K19/0175
CPC分类号： G06F13/4072
摘要： Circuits and methods for a differential signal interface for coupling differential signals at a first frequency on a pair of opposite polarity signals to a multiple gigabit transceiver with generic buffers for receiving, transmitting or transceiving out of band signals at a second frequency lower than the first frequency are disclosed. Termination networks are provided coupling generic input buffers to respective ones of the pair of opposite polarity signals for receiving out of band signals where the opposite polarity signals are placed at voltages so that the differential voltage between them is below a threshold voltage. Methods for providing generic buffers with multiple gigabit transceivers for receiving and transmitting out of band signals on a differential signal interface are provided. Out of band signals are received when the out of band signaling protocol is not known.
摘要翻译：差分信号接口的电路和方法，用于将一对相反极性信号上的第一频率的差分信号耦合到具有用于以比第一频率低的第二频率接收，发射或收发带外信号的多吉比特收发器被披露。提供了端接网络，其将通用输入缓冲器耦合到一对相反极性信号中的相应极性信号，用于接收带外信号，其中相反极性信号被置于电压处，使得它们之间的差分电压低于阈值电压。提供了用于向通用缓冲器提供用于在差分信号接口上接收和发送带外信号的多个千兆位收发器的方法。当带外信令协议不知道时，接收带外信号。

6. 发明授权

US06904527B1 Intellectual property protection in a programmable logic device 有权
标题翻译：可编程逻辑器件中的知识产权保护
公开(公告)号：US06904527B1
公开(公告)日：2005-06-07
申请号：US09524971
申请日：2000-03-14
申请人： David B. Parlour , Richard S. Ballantyne
发明人： David B. Parlour , Richard S. Ballantyne
IPC分类号： G06F21/00 , H04L9/32
CPC分类号： G06F21/76 , H04L9/0825 , H04L9/0866 , H04L9/0894 , H04L2209/603
摘要： Individual IP vendors can directly license their IP modules to PLD users. Each PLD has a unique device identifier (UDI). If a user obtains a license to use an IP module on a particular PLD, then the IP vendor issues the user an authorization code (AC). The user supplies the AC to a license manager. The license manager decrypts the AC and checks that the UDI of the supplied AC matches the UDI of the PLD. If the two match, then the license manager encrypts a key, and sends the encrypted key to the PLD. The PLD uses a private key to decrypt the key. When the configuration bitstream for the design is later sent to the PLD, the license manager encrypts the IP module portion of the bitstream with the key. The PLD receives the bitstream and uses the decrypted key to decrypt the IP module portion.
摘要翻译：个别IP厂商可以直接向PLD用户许可其IP模块。每个PLD具有唯一的设备标识符（UDI）。如果用户获得在特定PLD上使用IP模块的许可证，则IP供应商向用户发出授权码（AC）。用户将AC提供给许可证管理器。许可证管理器解密AC，并检查所提供的AC的UDI是否与PLD的UDI匹配。如果两者匹配，则许可证管理器加密密钥，并将加密的密钥发送到PLD。 PLD使用私钥来解密密钥。当设计的配置比特流稍后发送到PLD时，许可管理器用密钥加密比特流的IP模块部分。 PLD接收比特流并使用解密的密钥来解密IP模块部分。

7. 发明授权

US08296557B1 Providing multiple selectable configuration sources for programmable integrated circuits with fail safe mechanism 有权
标题翻译：为具有故障安全机制的可编程集成电路提供多种可选配置源
公开(公告)号：US08296557B1
公开(公告)日：2012-10-23
申请号：US12609174
申请日：2009-10-30
申请人： Richard S. Ballantyne , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
发明人： Richard S. Ballantyne , Mark Paluszkiewicz , Henry E. Styles , Ralph D. Wittig
IPC分类号： G06F1/24 , G06F9/00
CPC分类号： G06F15/7871 , H03K19/1776 , H03K19/17768
摘要： Within a system comprising a programmable integrated circuit (IC), a method can include storing a first configuration within the system in a read-only memory that is independent of the programmable IC. The programmable IC, being loaded with the first configuration, comprises a circuit that accesses a data source external to the system over a communication link. A second configuration can be downloaded by the programmable IC from the data source. The second configuration can be stored within a random access memory within the system that is independent of the programmable IC. Responsive to a reconfiguration event, the programmable IC can be loaded with the second configuration from the random access memory.
摘要翻译：在包括可编程集成电路（IC）的系统中，一种方法可以包括将系统内的第一配置存储在独立于可编程IC的只读存储器中。被加载了第一配置的可编程IC包括通过通信链路访问系统外部的数据源的电路。可由可编程IC从数据源下载第二配置。第二配置可以存储在系统内的与可编程IC无关的随机存取存储器中。响应于重新配置事件，可编程IC可以从随机存取存储器加载第二配置。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式