会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 9. 发明授权
    • Semiconductor memory circuit device and method for fabricating same
    • 半导体存储器电路器件及其制造方法
    • US5237187A
    • 1993-08-17
    • US799541
    • 1991-11-27
    • Naokatsu SuwanaiHiroyuki MiyazawaAtushi OgishimaMasaki NagaoKyoichiro AsayamaHiroyuki UchiyamaYoshiyuki KanekoTakashi YoneokaKozo WatanabeKazuya EndoHiroki Soeda
    • Naokatsu SuwanaiHiroyuki MiyazawaAtushi OgishimaMasaki NagaoKyoichiro AsayamaHiroyuki UchiyamaYoshiyuki KanekoTakashi YoneokaKozo WatanabeKazuya EndoHiroki Soeda
    • H01L21/8242H01L27/108
    • H01L27/10844H01L27/10805H01L27/10808
    • In a semiconductor memory circuit device wherein each memory cell is constituted by a series circuit of a memory cell selecting MISFET and an information storing capacitor of a stacked structure, there are present in a first region, which is a memory cell array region, a first MISFET having a gate electrode and source and drain regions; first and second capacitor electrodes and a dielectric film extended over a first insulating film and over the gate electrode; a second insulating film disposed on the second capacitor electrode; a third insulating film interposed between the first insulating film and first capacitor electrode; and a first wiring positioned on the second insulating film. In a second region of the device, which is a peripheral circuit region, there are present a second MISFET having a gate electrode and source and drain regions; a first insulating film on the gate electrode; a second insulating film on a third insulating film, the third insulating film being interposed between the first and second insulating films; and a second wiring on the second insulating film. The second wiring is formed by the same level conductor layer as that forming the first wiring. Similarly, the first through third insulating films of the first region are correspondingly associated with the first through third insulating films of the second region, respectively.
    • 在其中每个存储单元由存储单元选择MISFET的串联电路和层叠结构的信息存储电容器构成的半导体存储器电路器件中,存在作为存储单元阵列区域的第一区域,第一 MISFET具有栅极电极和源极和漏极区域; 第一和第二电容器电极以及在第一绝缘膜上并在栅电极上方延伸的电介质膜; 设置在所述第二电容器电极上的第二绝缘膜; 介于所述第一绝缘膜和所述第一电容器电极之间的第三绝缘膜; 以及位于第二绝缘膜上的第一布线。 在作为外围电路区域的器件的第二区域中,存在具有栅极电极和源极和漏极区域的第二MISFET, 栅电极上的第一绝缘膜; 在第三绝缘膜上的第二绝缘膜,所述第三绝缘膜介于所述第一和第二绝缘膜之间; 以及在第二绝缘膜上的第二布线。 第二布线由与形成第一布线的层相同的导体层形成。 类似地,第一区域的第一至第三绝缘膜分别与第二区域的第一至第三绝缘膜相关联。
    • 10. 发明授权
    • Method of making semiconductor integrated circuit device with
polysilicon contacts
    • 制造具有多晶硅接触的半导体集成电路器件的方法
    • US5025741A
    • 1991-06-25
    • US344404
    • 1989-04-28
    • Naokatsu SuwanaiOsamu Tsuchiya
    • Naokatsu SuwanaiOsamu Tsuchiya
    • H01L23/52H01L21/20H01L21/28H01L21/285H01L21/31H01L21/3205H01L21/768H01L21/822H01L21/8242H01L23/522H01L23/532H01L27/04H01L27/10H01L27/108H01L29/43
    • H01L21/28525H01L21/2022H01L21/32055H01L23/53271H01L2924/0002
    • A semiconductor integrated circuit device having a wiring line of aluminum film or aluminum alloy film covered with a silicon insulation film and connected to the semiconductor region formed on the principal surface of a single crystal silicon substrate, with a polycrystalline silicon film interposed, wherein said silicon film is a polycrystalline silicon film composed of large crystal grains which is formed by depositing in amorphous state and then heat-treating the deposited film, said polycrystalline silicon film reduces the amount of silicon atoms which separates out in said wiring line. Also said wiring line is provided with a shielding film which is disposed between said insulation film and at least the upper surface and lower surface of said wiring line and which prevents silicon atoms from separating out from said insulation film.A process for manufacturing a semiconductor integrated circuit device which comprises the steps of depositing an amorphous silicon film on the principal surface of said semiconductor region, and performing heat treatment on said silicon film, thereby converting the amorphous silicon film into a polycrystalline silicon film composed of large crystal grains.
    • 一种半导体集成电路器件,其具有覆盖有硅绝缘膜的铝膜或铝合金膜的布线,并且与形成在单晶硅衬底的主表面上的半导体区域连接,并插入多晶硅膜,其中所述硅 膜是由非晶态沉积形成的大晶粒构成的多晶硅膜,然后对沉积膜进行热处理,所述多晶硅膜减少了在所述布线中分离的硅原子的量。 所述布线还设置有屏蔽膜,所述屏蔽膜设置在所述绝缘膜和所述布线的至少所述上表面和下表面之间,并且防止硅原子与所述绝缘膜分离。 一种制造半导体集成电路器件的方法,包括以下步骤:在所述半导体区域的主表面上沉积非晶硅膜,并对所述硅膜进行热处理,从而将非晶硅膜转化为由 大晶粒。