会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明授权
    • Integrated circuits including metal silicide contacts extending between a gate electrode and a source/drain region
    • 集成电路,包括在栅极电极和源极/漏极区域之间延伸的金属硅化物触点
    • US06313510B1
    • 2001-11-06
    • US09702530
    • 2000-10-31
    • Sung-bong KimKyeong-tae Kim
    • Sung-bong KimKyeong-tae Kim
    • H01L2976
    • H01L21/76895Y10S257/90
    • The presence and absence of sidewall spacers are used to provide discontinuous and continuous contacts respectively, between a gate electrode and a source/drain region. In particular, first and second spaced apart gate electrodes are formed on an integrated circuit substrate. A source/drain region is formed in the integrated circuit substrate therebetween. The first electrode includes a first sidewall spacer on a first sidewall thereof facing the second gate electrode. The second gate electrode is free of (i.e. does not include a sidewall spacer on a second sidewall thereof facing the first electrode. A metal silicide layer is formed on the first gate electrode, on the second gate electrode and extending from the second gate electrode onto the second sidewall and onto the source/drain region. The first sidewall spacer is free of the metal silicide layer thereon. The metal silicide layer is preferably formed by forming a metal layer on the first gate electrode, on the first sidewall spacer, on the source/drain region, on the second sidewall and on the second gate electrode. The metal layer is reacted with the first gate electrode, the source/drain region, the second sidewall and the second gate layer, to thereby form the metal silicide layer on the first gate electrode, on the second gate electrode and extending from the second gate electrode onto the second sidewall and onto the source/drain region. The metal layer is then removed from the first sidewall spacer.
    • 侧壁间隔物的存在和不存在分别用于在栅极电极和源极/漏极区域之间提供不连续和连续的触点。 特别地,第一和第二间隔开的栅电极形成在集成电路基板上。 源极/漏极区域形成在其间的集成电路基板中。 第一电极包括在其面向第二栅电极的第一侧壁上的第一侧壁间隔物。 第二栅电极没有(即在其第二侧壁上不包括面向第一电极的侧壁间隔物),金属硅化物层形成在第一栅电极上,在第二栅电极上并且从第二栅电极延伸到 第二侧壁并且到源极/漏极区上,第一侧壁间隔物上没有金属硅化物层,金属硅化物层优选通过在第一栅极上,第一侧壁间隔物上形成金属层, 源极/漏极区域,在第二侧壁和第二栅电极上,金属层与第一栅极电极,源极/漏极区域,第二侧壁和第二栅极层反应,从而在金属硅化物层上形成金属硅化物层 所述第一栅电极在所述第二栅电极上并且从所述第二栅电极延伸到所述第二侧壁上并且到所述源/漏区上,然后从所述第一侧移除所述金属层 墙垫。
    • 9. 发明授权
    • SRAM cell having bit line shorter than word line
    • 具有比字线短的位线的SRAM单元
    • US06184588B2
    • 2001-02-06
    • US09298840
    • 1999-04-26
    • Han-soo KimKyeong-tae Kim
    • Han-soo KimKyeong-tae Kim
    • H01L2711
    • H01L27/11H01L27/1112Y10S257/904
    • An SRAM cell having a word line shorter than a bit line is provided. First and second driver transistors having first and second gate electrodes parallel to each other are formed on a semiconductor substrate, and a third gate electrode shared by first and second transfer transistors is formed between the first and the second gate electrodes. A word line electrically connected to the third electrode is perpendicular to the first and the second gate electrodes, and a pair of bit lines electrically connected to drain areas of the first and the second transfer transistors are perpendicular to the word line. Also, a pair of ground lines are electrically connected to the source areas of the first and the second driver transistors, and are parallel to the bit lines.
    • 提供具有比位线短的字线的SRAM单元。 具有彼此平行的第一和第二栅电极的第一和第二驱动晶体管形成在半导体衬底上,并且在第一和第二栅电极之间形成由第一和第二转移晶体管共享的第三栅电极。 电连接到第三电极的字线垂直于第一和第二栅电极,并且电连接到第一和第二转移晶体管的漏极区域的一对位线垂直于字线。 此外,一对接地线与第一和第二驱动晶体管的源极区域电连接,并且与位线平行。