专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120271987A1 Memory Module, Memory System, and Inforamtion Device 审中-公开
标题翻译：内存模块，内存系统和Inforamtion设备
公开(公告)号：US20120271987A1
公开(公告)日：2012-10-25
申请号：US13460451
申请日：2012-04-30
申请人： Seiji MIURA , Kazushige AYUKAWA
发明人： Seiji MIURA , Kazushige AYUKAWA
IPC分类号： G06F12/00
CPC分类号： G11C11/005 , G06F12/0638 , G06F2212/2022 , G11C7/20 , G11C11/4072 , H01L2224/48091 , H01L2224/48137 , H01L2924/00014
摘要： A memory system including ROM and RAM in which reading and writing are enabled. A memory system includes a non-volatile memory (FLASH), DRAM, a control circuit, and an information processing device. Data in FLASH is transferred to SRAM or DRAM in advance. Data transfer between the non-volatile memory and the DRAM can be performed in the background. The memory system including these plural chips is configured as a memory system module in which each chip is mutually laminated and each chip is wired via a ball grid array (BGA) and bonding wire between the chips. Data in FLASH can be read at the similar speed to that of DRAM by securing a region in which the data in FLASH can be copied in DRAM and transferring the data to DRAM in advance immediately after power is turned on or by a load instruction.
摘要翻译：包括ROM和RAM的存储器系统，其中启用读和写。存储器系统包括非易失性存储器（FLASH），DRAM，控制电路和信息处理设备。预先将FLASH中的数据传送到SRAM或DRAM。在非易失性存储器和DRAM之间的数据传输可以在后台执行。包括这些多个芯片的存储器系统被配置为存储器系统模块，其中每个芯片相互层叠，并且每个芯片经由球栅阵列（BGA）和芯片之间的接合线布线。 FLASH中的数据可以通过保护FLASH中的数据可以在DRAM中复制的区域以及在接通电源或通过加载指令之后将数据传送到DRAM中，以与DRAM类似的速度读取速度。

2. 发明授权

US08255622B2 Memory controller and data processing system 有权
标题翻译：内存控制器和数据处理系统
公开(公告)号：US08255622B2
公开(公告)日：2012-08-28
申请号：US13233308
申请日：2011-09-15
申请人： Seiji Miura , Kazushige Ayukawa
发明人： Seiji Miura , Kazushige Ayukawa
IPC分类号： G06F12/00
CPC分类号： G06F13/161 , G06F12/0215 , G11C7/1018 , Y02D10/13 , Y02D10/14
摘要： A memory controller and data processor have their operation mode switched from the page-on mode for high-speed access to a same page to the page-off mode in response to consecutive events of access to different pages, so that the memory access is performed at a high speed and low power consumption.
摘要翻译：存储器控制器和数据处理器响应于连续访问不同页面的事件，将其操作模式从用于高速访问的页面模式切换到同一页面到页面关闭模式，从而执行存储器访问在高速和低功耗下。

3. 发明申请

US20100064101A1 MEMORY CONTROLLER AND DATA PROCESSING SYSTEM 有权
标题翻译：存储控制器和数据处理系统
公开(公告)号：US20100064101A1
公开(公告)日：2010-03-11
申请号：US12620912
申请日：2009-11-18
申请人： SEIJI MIURA , Kazushige AYUKAWA
发明人： SEIJI MIURA , Kazushige AYUKAWA
IPC分类号： G06F12/00
CPC分类号： G06F13/161 , G06F12/0215 , G11C7/1018 , Y02D10/13 , Y02D10/14
摘要： A memory controller and data processor have their operation mode switched from the page-on mode for high-speed access to a same page to the page-off mode in response to consecutive events of access to different pages, so that the memory access is performed at a high speed and low power consumption.
摘要翻译：存储器控制器和数据处理器响应于连续访问不同页面的事件，将其操作模式从用于高速访问的页面模式切换到同一页面到页面关闭模式，从而执行存储器访问在高速和低功耗下。

4. 发明授权

US07613880B2 Memory module, memory system, and information device 有权
标题翻译：内存模块，内存系统和信息设备
公开(公告)号：US07613880B2
公开(公告)日：2009-11-03
申请号：US10536460
申请日：2003-11-27
申请人： Seiji Miura , Kazushige Ayukawa
发明人： Seiji Miura , Kazushige Ayukawa
IPC分类号： G06F12/00
CPC分类号： G11C11/005 , G06F12/0638 , G06F2212/2022 , G11C7/20 , G11C11/4072 , H01L2224/48091 , H01L2224/48137 , H01L2924/00014
摘要： A memory system including large-capacity ROM and RAM in which high-speed reading and writing are enabled is provided. A memory system including a non-volatile memory (CHIP1), DRAM (CHIP3), a control circuit (CHIP2) and an information processing device (CHIP4) is configured. Data in FLASH is transferred to SRAM or DRAM in advance to speed up. Data transfer between the non-volatile memory (FLASH) and DRAM (CHIP3) can be performed in the background. The memory system including these plural chips is configured as a memory system module in which each chip is mutually laminated and each chip is wired via a ball grid array (BGA) and bonding wire between the chips. Data in FLASH can be read at the similar speed to that of DRAM by securing a region in which the data in FLASH can be copied in DRAM and transferring the data to DRAM in advance immediately after power is turned on or by a load instruction.
摘要翻译：提供了包括大容量ROM和RAM的存储器系统，其中启用了高速读写。配置包括非易失性存储器（CHIP1），DRAM（CHIP3），控制电路（CHIP2）和信息处理设备（CHIP4））的存储器系统。 FLASH中的数据提前传输到SRAM或DRAM，以加快速度。在非易失性存储器（FLASH）和DRAM（CHIP3）之间的数据传输可以在后台执行。包括这些多个芯片的存储器系统被配置为存储器系统模块，其中每个芯片相互层叠，并且每个芯片经由球栅阵列（BGA）和芯片之间的接合线布线。 FLASH中的数据可以通过保护FLASH中的数据可以在DRAM中复制的区域以及在接通电源或通过加载指令之后将数据传送到DRAM中，以与DRAM类似的速度读取速度。

5. 发明授权

US07554872B2 Semiconductor device including multi-chip 有权
公开(公告)号：US07554872B2
公开(公告)日：2009-06-30
申请号：US11037088
申请日：2005-01-19
申请人： Kazushige Ayukawa , Seiji Miura , Yoshikazu Saitou
发明人： Kazushige Ayukawa , Seiji Miura , Yoshikazu Saitou
IPC分类号： G11C8/00
CPC分类号： G11C11/005 , G11C5/04 , G11C5/06 , G11C5/063 , G11C5/143 , G11C8/12 , G11C11/406 , G11C11/40607 , G11C11/40618 , G11C11/4076 , H01L2224/06145 , H01L2224/06156 , H01L2224/32145 , H01L2224/48091 , H01L2224/48137 , H01L2224/48139 , H01L2224/48227 , H01L2924/01039 , H01L2924/01055 , H01L2924/13091 , H01L2924/14 , H01L2924/1433 , H01L2924/15311 , H01L2924/19041 , H01L2924/3025 , H01L2924/00014 , H01L2924/00
摘要： In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.

6. 发明授权

US07262983B2 Semiconductor memory 失效
公开(公告)号：US07262983B2
公开(公告)日：2007-08-28
申请号：US11652012
申请日：2007-01-11
申请人： Tomonori Sekiguchi , Riichiro Takemura , Takeshi Sakata , Kazushige Ayukawa , Takayuki Kawahara
发明人： Tomonori Sekiguchi , Riichiro Takemura , Takeshi Sakata , Kazushige Ayukawa , Takayuki Kawahara
IPC分类号： G11C5/02 , G11C8/00
CPC分类号： G11C7/1051 , G11C5/025 , G11C7/02 , G11C7/1006 , G11C7/106 , G11C7/1078 , G11C7/1087 , G11C11/405 , G11C11/4096 , G11C2207/107
摘要： A DRAM adopting a single-intersection memory cell array having randomly accessible data registers accessed whenever the chip is accessed externally. When data items recorded in the data registers are simultaneously written in the memory cell array, the data items are encoded. When data items are read from the memory cell array into the data registers, the data items are decoded. The margin is enhanced because array noise derived from reading is reduced. In addition, the access time of the DRAM is also reduced.

7. 发明授权

US07184326B2 Semiconductor memory 失效
公开(公告)号：US07184326B2
公开(公告)日：2007-02-27
申请号：US11268471
申请日：2005-11-08
申请人： Tomonori Sekiguchi , Riichiro Takemura , Takeshi Sakata , Kazushige Ayukawa , Takayuki Kawahara
发明人： Tomonori Sekiguchi , Riichiro Takemura , Takeshi Sakata , Kazushige Ayukawa , Takayuki Kawahara
IPC分类号： G11C7/00 , G11C8/00
CPC分类号： G11C7/1051 , G11C5/025 , G11C7/02 , G11C7/1006 , G11C7/106 , G11C7/1078 , G11C7/1087 , G11C11/405 , G11C11/4096 , G11C2207/107
摘要： A DRAM adopting a single-intersection memory cell array having randomly accessible data registers accessed whenever the chip is accessed externally. When data items recorded in the data registers are simultaneously written in the memory cell array, the data items are encoded. When data items are read from the memory cell array into the data registers, the data items are decoded. The margin is enhanced because array noise derived from reading is reduced. In addition, the access time of the DRAM is also reduced.

8. 发明授权

US07136978B2 System and method for using dynamic random access memory and flash memory 有权
标题翻译：使用动态随机存取存储器和闪存的系统和方法
公开(公告)号：US07136978B2
公开(公告)日：2006-11-14
申请号：US10445922
申请日：2003-05-28
申请人： Seiji Miura , Kazushige Ayukawa , Tetsuya Iwamura
发明人： Seiji Miura , Kazushige Ayukawa , Tetsuya Iwamura
IPC分类号： G06F12/00 , G06F12/02 , G06F12/16
CPC分类号： G06F11/1068 , G06F12/0638 , Y02D10/13
摘要： A system and method are provided for using dynamic random access memory and flash memory. In one example, the memory system comprises a nonvolatile memory; synchronous dynamic random access memories; circuits including a control circuit which is coupled with the nonvolatile memory and the synchronous dynamic random access memories, and controls accesses to the nonvolatile memory and the synchronous dynamic random access memories; and a plurality of input/output terminals coupled with the circuits, wherein in data transfer from the nonvolatile memory to the synchronous dynamic random access memories, error corrected data is transferred.
摘要翻译：提供了一种使用动态随机存取存储器和闪速存储器的系统和方法。在一个示例中，存储器系统包括非易失性存储器; 同步动态随机存取存储器; 包括与非易失性存储器和同步动态随机存取存储器耦合的控制电路的电路，并控制对非易失性存储器和同步动态随机存取存储器的访问; 以及与电路耦合的多个输入/输出端子，其中在从非易失性存储器到同步动态随机存取存储器的数据传输中，传送纠错数据。

9. 发明授权

US06990037B2 Semiconductor memory 失效
公开(公告)号：US06990037B2
公开(公告)日：2006-01-24
申请号：US11048915
申请日：2005-02-03
申请人： Tomonori Sekiguchi , Riichiro Takemura , Takeshi Sakata , Kazushige Ayukawa , Takayuki Kawahara
发明人： Tomonori Sekiguchi , Riichiro Takemura , Takeshi Sakata , Kazushige Ayukawa , Takayuki Kawahara
IPC分类号： G11C8/00 , G11C7/02
CPC分类号： G11C7/1051 , G11C5/025 , G11C7/02 , G11C7/1006 , G11C7/106 , G11C7/1078 , G11C7/1087 , G11C11/405 , G11C11/4096 , G11C2207/107
摘要： A DRAM adopting a single-intersection memory cell array having randomly accessible data registers accessed whenever the chip is accessed externally. When data items recorded in the data registers are simultaneously written in the memory cell array, the data items are encoded. When data items are read from the memory cell array into the data registers, the data items are decoded. The margin is enhanced because array noise derived from reading is reduced. In addition, the access time of the DRAM is also reduced.

10. 发明授权

US06574700B2 Semiconductor device with auto address allocation means for a cache memory 有权
标题翻译：具有用于高速缓冲存储器的自动地址分配装置
公开(公告)号：US06574700B2
公开(公告)日：2003-06-03
申请号：US09986347
申请日：2001-11-08
申请人： Seiji Miura , Kazushige Ayukawa
发明人： Seiji Miura , Kazushige Ayukawa
IPC分类号： G06F1200
CPC分类号： G06F13/161 , G06F12/0215 , G11C7/1018 , Y02D10/13 , Y02D10/14
摘要： A memory controller and data processor have their operation mode switched from the page-on mode for high-speed access to a same page to the page-off mode in response to consecutive events of access to different pages, so that the memory access is performed at a high speed and low power consumption.
摘要翻译：存储器控制器和数据处理器响应于连续访问不同页面的事件，将其操作模式从用于高速访问的页面模式切换到同一页面到页面关闭模式，从而执行存储器访问在高速和低功耗下。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式