会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Single stage balanced voltage amplifier
    • 单级平衡电压放大器
    • JP2007336534A
    • 2007-12-27
    • JP2007143426
    • 2007-05-30
    • Chi Ming John Lamラム・チ・ミン・ジョンLAM Chi Ming John
    • LAM CHI MING JOHN
    • H03F1/24H03F3/45
    • H03F3/52H03F3/45H03F2203/45291H03F2203/45318H03F2203/45338H03F2203/45372H03F2203/45631
    • PROBLEM TO BE SOLVED: To provide a single stage balanced voltage amplifier to achieve a high signal gain while holding an output impedance low.
      SOLUTION: The balanced voltage amplifier includes a single stage having three pairs of vacuum tube triodes for amplifying two input signals (+ Input and - Input), and generating two output signals (+ Output and - Output). The balanced voltage amplifier provides a high voltage gain, wide bandwidth and low output impedance. A local feedback may be provided between the outputs and a second pair of the vacuum tube triodes. An overall feedback may be provided between the outputs and a first pair of the vacuum tube triodes. With the use of the local or overall feedback, further broadening the bandwidth and lowering the output impedance improve the overall balancing.
      COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供单级平衡电压放大器,以在保持输出阻抗低的同时实现高信号增益。

      解决方案:平衡电压放大器包括一个单级,具有三对用于放大两个输入信号(+输入和 - 输入)的真空管三极管,并产生两个输出信号(+输出和 - 输出)。 平衡电压放大器提供高电压增益,宽带宽和低输出阻抗。 可以在输出端和第二对真空管三极管之间提供局部反馈。 可以在输出和第一对真空管三极管之间提供总体反馈。 通过使用本地或整体反馈,进一步拓宽带宽和降低输出阻抗,提高整体平衡。 版权所有(C)2008,JPO&INPIT

    • 2. 发明专利
    • Balanced amplifier
    • 平衡放大器
    • JP2007184918A
    • 2007-07-19
    • JP2006349684
    • 2006-12-26
    • Chi Ming John Lamラム・チ・ミン・ジョンLAM Chi Ming John
    • LAM CHI MING JOHN
    • H03F3/22H03F1/36H03F3/181H03F3/28H03F3/45
    • H03F3/22H03F3/45
    • PROBLEM TO BE SOLVED: To provide a novel balanced amplifier available for a power amplifier comprising a vacuum valve for characteristic enhancement.
      SOLUTION: A balanced amplifier includes a first stage which is connected with a second stage and outputs signals to the second stage, and the first stage includes a first differential amplifier which receives a balanced input signal and comprises two sets of feedback loops. At least one set of feedback loops feeds part of signals output from the second stage back to the first differential amplifier. The second stage includes a second differential amplifier for amplifying signals received from the first stage and holds the balanced signal.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:提供可用于功率放大器的新型平衡放大器,其包括用于特征增强的真空阀。 解决方案:平衡放大器包括与第二级连接并将信号输出到第二级的第一级,并且第一级包括接收平衡输入信号并包括两组反馈回路的第一差分放大器。 至少一组反馈回路将从第二级输出的信号的一部分返回到第一差分放大器。 第二级包括用于放大从第一级接收的信号并保持平衡信号的第二差分放大器。 版权所有(C)2007,JPO&INPIT
    • 4. 发明授权
    • Energy output circuit and its control method
    • 能量输出电路及其控制方法
    • US08416583B2
    • 2013-04-09
    • US12809668
    • 2008-11-14
    • John Lam
    • John Lam
    • H02M3/335
    • H02M3/33507H02M5/293
    • An energy output circuit and its control method includes a switch device (2), a transformer (4) and a controller (1). The switch device (2) is connected between a primary of the transformer (4) and an input power source in series. The controller (1) calculates an energy output waveform and sends a command according to a request or a level to control the switch device (2), to control the on/off time of the primary of the transformer (4). The transformer (4) is an ordinary low-frequency transformer.
    • 能量输出电路及其控制方法包括开关装置(2),变压器(4)和控制器(1)。 开关装置(2)连接在变压器(4)的主电源和串联的输入电源之间。 控制器(1)计算能量输出波形并根据请求或电平发送命令以控制开关装置(2),以控制变压器(4)的初级开关时间。 变压器(4)是普通的低频变压器。
    • 9. 发明授权
    • Apparatus and method for reset distribution
    • 复位分配的装置和方法
    • US07028270B1
    • 2006-04-11
    • US10621074
    • 2003-07-15
    • John LamArch ZaliznyakChong LeeRakesh PatelVinson Chan
    • John LamArch ZaliznyakChong LeeRakesh PatelVinson Chan
    • G06F17/50
    • G06F17/5054G06F2217/66
    • A skew-tolerant, glitch-free reset distribution apparatus and method are provided in an intellectual property (IP) block that supports a multi-channel input/output protocol. During reset mode, synchronizers are used to create more predictable timing, to pipeline the propagation delay, and to tolerate RC-induced skews of up to a clock period in routing a reset signal to all the channels and within the channels in an IP block. Two control signals, which are available from programmable logic resource core circuitry, are used to control the input of the reset signal into the IP block. Because the control signals are designed to be glitch-free, the reset signal is therefore also glitch-free, thus preventing the IP block from inadvertently transitioning into or out of reset mode.
    • 在支持多通道输入/输出协议的知识产权(IP)块中提供了容错,无毛刺的复位分配装置和方法。 在复位模式期间,使用同步器创建更可预测的时序,流水线传播延迟,并允许在将复位信号路由到IP模块中的所有通道和通道内的RC时钟周期的RC引起的偏差。 两个控制信号可从可编程逻辑资源核心电路获得,用于控制复位信号输入到IP模块。 由于控制信号被设计为无毛刺,因此复位信号也无毛刺,从而防止IP块无意中转换或复位。
    • 10. 发明授权
    • Byte alignment for serial data receiver
    • 串行数据接收器的字节对齐
    • US06970117B1
    • 2005-11-29
    • US10789406
    • 2004-02-26
    • Henry Y. LuiChong H. LeeRakesh PatelRamanand VenkataJohn LamVinson ChanMalik Kabani
    • Henry Y. LuiChong H. LeeRakesh PatelRamanand VenkataJohn LamVinson ChanMalik Kabani
    • H03M9/00H04L7/02
    • H04L7/0054H03M9/00
    • A serial data interface for a programmable logic device includes a receiver that deserializes a plurality of channels of received serial data using a recovered clock signal or a phase-aligned received clock signal. Byte boundaries are initially assigned, perhaps arbitrarily, and the deserialized signal is sent to the programmable logic core of the programmable logic device. Programmable logic in the core monitors the byte boundaries on each channel based on the criteria, including any user-defined parameters, programmed into the logic. If a boundary misalignment is detected, a signal is send from the core to bit-slipping circuitry on that channel of the interface to adjust the boundary. The signal could instruct the bit-slipping circuitry to adjust the boundary by the number of bits needed to correct the alignment. Alternatively, the bit-slipping circuitry could operate iteratively, adjusting the boundary by one bit, each cycle, until the signal stops indicating misalignment.
    • 用于可编程逻辑器件的串行数据接口包括使用恢复的时钟信号或相位对准的接收时钟信号对接收的串行数据的多个信道反串行的接收器。 字节边界最初可以任意分配,反序列化信号被发送到可编程逻辑器件的可编程逻辑核心。 内核中的可编程逻辑基于标准(包括任何用户定义的参数)来监视每个通道上的字节边界,编程到逻辑中。 如果检测到边界未对准,则在该接口的该通道上将信号从核心发送到位滑动电路以调整边界。 信号可以指示位滑动电路将边界调整校正对准所需的位数。 或者,位打滑电路可以迭代地操作,每个周期将边界调整一个位,直到信号停止指示未对准。