会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Integrated circuit with improved signal noise isolation and method for improving signal noise isolation
    • 具有改进的信号噪声隔离的集成电路和用于改善信号噪声隔离的方法
    • US07138686B1
    • 2006-11-21
    • US11142433
    • 2005-05-31
    • Suman K. BanerjeeEnrique FerrerOlin L. HartinRadu M. Secareanu
    • Suman K. BanerjeeEnrique FerrerOlin L. HartinRadu M. Secareanu
    • H01L29/76
    • H01L27/0248H01L23/552H01L2924/0002H01L2924/00
    • A system-on chip (SOC) (100) and method of isolating noise in a SOC, including a plurality of noise sensitive circuit blocks (120, 220) and ESD protected pads (302, 304, 306, 308, 310, 312, and 314). A VDD isolation pad (302) is connected to an N well ring (124) of the first noise sensitive circuit (120) to collect noise from the substrate (110) and isolate the circuit from the P well region (112). A ground protected pad (304) is connected to an isolated P well (126) of a first noise sensitive circuit (120). The ground pad (304) collects noise from the isolated P well (126) and sends it to ground. A dedicated ground isolation pad (306) is connected to a P well ring (224) of a second noise sensitive circuit (220). The dedicated ground isolation pad (306) collects noise from the P well ring (224) and sends it to ground. The dedicated ground isolation pad (306) and the ground pad (304) collect noise that would normally propagate between the first and second noise sensitive circuits (120, 220) and additional circuits that share the same substrate (110).
    • 一种片上系统(SOC)(100)以及分离SOC中的噪声的方法,包括多个噪声敏感电路块(120,220)和ESD保护焊盘(302,304,306,308,310,312,312) 和314)。 VDD隔离焊盘(302)连接到第一噪声敏感电路(120)的N阱环(124),以从基板(110)收集噪声,并将电路与P阱区域(112)隔离。 接地保护焊盘(304)连接到第一噪声敏感电路(120)的隔离P阱(126)。 接地焊盘(304)从隔离的P阱(126)收集噪声并将其发送到地面。 专用接地隔离垫(306)连接到第二噪声敏感电路(220)的P阱环(224)。 专用接地隔离垫(306)从P阱环(224)收集噪声并将其发送到地面。 专用接地隔离焊盘(306)和接地焊盘(304)收集正常地在第一和第二噪声敏感电路(120,220)之间传播的噪声以及共享相同衬底(110)的附加电路。
    • 5. 发明授权
    • Zero intermediate frequency receiver having an automatic gain control
circuit
    • 零中频接收机具有自动增益控制电路
    • US5483691A
    • 1996-01-09
    • US275088
    • 1994-07-14
    • Joseph P. HeckEnrique Ferrer
    • Joseph P. HeckEnrique Ferrer
    • H03G3/20H04B1/10H04B1/16
    • H03G3/3068H04B1/109
    • A receiver automatic gain control (AGC) circuit includes a first adjustable gain control amplifier (158) which is responsive to a gain control signal (156). The AGC circuit further includes a second adjustable gain control amplifier (114) and a control circuit (116) which receives the gain control signal (156) and provides a modified gain control signal or VCNTRL (152) to the second adjustable control amplifier (114). The control circuit (116) also limits the amount of gain control applied to adjustable gain control amplifiers (114 and 118) when the gain control signal (156) reaches a certain predetermined level. This provides for all further gain reduction to occur at the first adjustable gain control amplifier (158) and thereby reduce the chances for distortion under high input signal conditions.
    • 接收机自动增益控制(AGC)电路包括响应于增益控制信号(156)的第一可调增益控制放大器(158)。 AGC电路还包括第二可调增益控制放大器(114)和控制电路(116),其接收增益控制信号(156)并向第二可调控制放大器(114)提供经修改的增益控制信号或VCNTRL(152) )。 当增益控制信号(156)达到一定的预定水平时,控制电路(116)还限制施加到可调增益控制放大器(114和118)的增益控制量。 这提供了在第一可调增益控制放大器(158)处发生的所有进一步的增益减小,从而降低在高输入信号条件下的失真机会。
    • 7. 发明授权
    • Signal input to differential output amplifier
    • 信号输入到差分输出放大器
    • US4885550A
    • 1989-12-05
    • US278381
    • 1988-12-01
    • Enrique Ferrer
    • Enrique Ferrer
    • H03F3/26H03F3/30H03F3/68H03H11/32
    • H03F3/3001
    • A single input, differential output amplifier (50) includes two Gallium Arsenide field effect transistors: one arranged to form a common gate amplifier (55) to provide a non-inventing output (60), and the other arranged to form a common source (65) amplifier to provide an inverting output (61). The input of each FET is connected to receive an input signal simultaneously thereby minimizing phase delay in the differential output signals. In another aspect of the invention, the non-inverting stage (55) is incorporated into the biasing network for the inverting ampllifier (65).
    • 单输入差分输出放大器(50)包括两个砷化镓场效应晶体管:一个布置成形成公共栅极放大器(55)以提供非发明输出(60),另一个布置成形成公共源极 65)放大器以提供反相输出(61)。 连接每个FET的输入以同时接收输入信号,从而使差分输出信号中的相位延迟最小化。 在本发明的另一方面,非反相级(55)被并入用于反相放大器(65)的偏置网络中。
    • 8. 发明授权
    • Enhanced DC offset correction through bandwidth and clock speed selection
    • 通过带宽和时钟速度选择增强直流偏移校正
    • US06356217B1
    • 2002-03-12
    • US09515843
    • 2000-02-29
    • Keith A. TilleyRaul SalviEnrique Ferrer
    • Keith A. TilleyRaul SalviEnrique Ferrer
    • H03M110
    • H03F1/304
    • A DC offset correction method and apparatus. In a DC offset correction loop (100), a DC offset is corrected using a binary search routine or any other digital or analog DC offset correction technique. In this binary search routine, the sign of the offset (138) is used to control a direction in which a digital to analog converter (DAC) (166) is stepped until the least significant bit of the DAC is set. The process is enhanced by opening up the bandwidth of the baseband filters (130) to permit the binary search to be clocked (180) at a higher clock rate. After the correction is established, the filters (130) are reset to normal operating conditions.
    • DC偏移校正方法和装置。 在DC偏移校正回路(100)中,使用二分搜索程序或任何其他数字或模拟DC偏移校正技术校正DC偏移。 在该二进制搜索例程中,偏移量(138)的符号用于控制数模转换器(DAC)(166)的步进直到DAC的最低有效位被置位的方向。 通过打开基带滤波器(130)的带宽来增强该过程,以允许二进制搜索以更高的时钟速率被计时(180)。 在建立校正之后,将过滤器(130)复位到正常的操作条件。
    • 9. 发明授权
    • Method of driving a class D audio power amplifier using non-overlapping
edge drive signals
    • 使用非重叠边缘驱动信号驱动D类音频功率放大器的方法
    • US5729175A
    • 1998-03-17
    • US638626
    • 1996-04-26
    • Enrique Ferrer
    • Enrique Ferrer
    • H03F3/217H03F3/38
    • H03F3/2171H03F3/2173
    • A method of actuating a plurality of power amplifier devices in an Class D audio switching amplifier (100) using non-overlapping edge drive signals for preventing substantially high current spikes during switching transitions. The method includes actuating and deactuating power amplifier devices within a first complementary power switching device (117) and actuating and deactuating a second complementary power switching device (119) using a plurality of drive signals generated by a non-overlapping driver (107). The method provides that the first complementary power switching device (117) and the second complementary power switching device (119) are switched ON and OFF in a predetermined sequence such that more than one power amplifier device within each complementary power switching pair is prevented from being simultaneously activated. This prevents high current spiking and subsequently high current drain during a switching transition for conserving battery life when used with portable equipment.
    • 一种使用非重叠边缘驱动信号来驱动D类音频切换放大器(100)中的多个功率放大器装置的方法,用于在切换转换期间防止基本上高的电流尖峰。 该方法包括在第一互补功率开关装置(117)内致动和停用功率放大器装置,并且使用由非重叠驱动器(107)产生的多个驱动信号来致动和停用第二互补功率开关装置(119)。 该方法提供了第一互补功率开关装置(117)和第二互补功率开关装置(119)以预定的顺序被接通和断开,使得防止每个互补功率开关对内的多于一个的功率放大装置 同时激活。 这样可以防止在切换转换期间产生高电流尖峰和随之而来的高电流消耗,从而在与便携设备一起使用时节省电池寿命。
    • 10. 发明授权
    • Means and method of enhancing signal resolution and dynamic range
extension in a pulse width modulation amplifier
    • 在脉冲宽度调制放大器中增强信号分辨率和动态范围扩展的手段和方法
    • US5422597A
    • 1995-06-06
    • US251227
    • 1994-05-31
    • Robert E. StengelDavid L. MuriEnrique Ferrer
    • Robert E. StengelDavid L. MuriEnrique Ferrer
    • H03F3/217H03F3/38
    • H03F3/2173
    • An amplifier (1) used with a pulse width modulated signal which improves the efficiency of a low level input signal comprises two or more switching devices (7,9) with common source/drain or emitter/collector connections. The gates or the bases of the devices are independently driven to optimize the efficiency of the various Rds (on) resistance values of the transistors (61, 63, 65, 89, 91, 93) used in the devices. The amplifier is operated so that during the highest output levels, select switching devices (61, 63, 65) are utilized to reduce in series resistance with the load (13). As output power decreases, devices (89, 91, 93) with higher Rds (on) resistance values are activated by a control signal which greatly improves DC to DC conversion efficiency with improved output voltage resolution, dynamic range and reduced electromagnetic interference potential.
    • 与改善低电平输入信号的效率的脉冲宽度调制信号一起使用的放大器(1)包括具有公共源极/漏极或发射极/集电极连接的两个或多个开关器件(7,9)。 独立地驱动器件的栅极或基极以优化器件中使用的晶体管(61,63,65,89,91,93)的各种Rds(导通)电阻值的效率。 放大器的工作原理是,在最高的输出电平下,选择开关器件(61,63,65)来减少负载(13)的串联电阻。 随着输出功率的降低,具有较高Rds(on)电阻值的器件(89,91,93)由控制信号激活,通过改进的输出电压分辨率,动态范围和降低的电磁干扰电位,极大地提高了DC至DC转换效率。