专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5926217A Focal plane array integrated circuit with individual pixel signal processing 失效
标题翻译：焦平面阵列集成电路，具有单独的像素信号处理
公开(公告)号：US5926217A
公开(公告)日：1999-07-20
申请号：US97522
申请日：1993-07-27
申请人： Kirk D. Peterson , Dana Dudley , Kevin N. Sweetser
发明人： Kirk D. Peterson , Dana Dudley , Kevin N. Sweetser
IPC分类号： H04N5/33 , H04N3/14 , H04N5/335
CPC分类号： H04N5/33
摘要： This is a monolithic infrared detector readout circuit for a capacitive sensing element 111 wherein a high gain preamplifier 115 is biased by a large bias element 113, e.g. on the order of 10.sup.12 ohms. The output of the preamplifier 115 is a band-limited by a low pass single-pole filter 117 having a high value resistive element 119, e.g. on the order of 10.sup.9 ohms, and then is clamped by a clamp circuit 131 to a stable reference in a manner that doubles the amplitude of the signal and minimizes low frequency bias shifts and fixed pattern noise. The output of the clamp circuit 131 is buffered by buffer 123 prior to being multiplexed by row address signals. The output from a multiplex switch 125 is then applied to the column line for output to a video circuit or the like.
摘要翻译：这是用于电容感测元件111的单片红外检测器读出电路，其中高增益前置放大器115由大的偏置元件113例如偏置。大约1012欧姆。前置放大器115的输出由具有高值电阻元件119的低通单极滤波器117限制。大约为109欧姆，然后被钳位电路131钳位到稳定的基准，使得信号的幅度加倍，并使低频偏移和固定模式噪声最小化。在被行地址信号复用之前，钳位电路131的输出由缓冲器123缓冲。然后将多路开关125的输出施加到列线以输出到视频电路等。

2. 发明授权

US5144133A Uncooled infrared detector readout monolithic integrated circuit with individual pixel signal processing 失效
标题翻译：具有独立像素信号处理的不可见红外探测器读出单片集成电路
公开(公告)号：US5144133A
公开(公告)日：1992-09-01
申请号：US680210
申请日：1991-04-04
申请人： Dana Dudley , Kirk D. Peterson , Charles M. Hanson
发明人： Dana Dudley , Kirk D. Peterson , Charles M. Hanson
IPC分类号： H04N5/33 , H04N5/363 , H04N5/3745
CPC分类号： H04N3/1512 , H04N3/155 , H04N5/33
摘要： A monolithic infrared detector readout circuit for a capacitive detection element wherein a high gain preamplifier is biased by a large amplifier feedback resistance, on the order of 10.sup.12 ohms. The output of the preamplifier is bandlimited by a low pass single-pole filter having a high value resistor on the order of 10.sup.9 ohms and then is buffered prior to being multiplexed by row address signals. The output from the multiplexer switch is then applied to the column line for output to a video circuit or the like.

3. 发明授权

US4622587A Monolithic delta frame circuit 失效
标题翻译：单片三角架电路
公开(公告)号：US4622587A
公开(公告)日：1986-11-11
申请号：US638606
申请日：1984-08-07
申请人： Dana Dudley
发明人： Dana Dudley
IPC分类号： H04N5/217 , H04N5/33 , H04N5/213
CPC分类号： H04N5/2173 , H04N5/33
摘要： A monolithic delta frame circuit comprises a high speed line address circuit, demultiplexer, line shift register, plurality of buffer amplifiers, an array of difference frame elements, reset circuit means, plurality of sample and hold circuits, multiplexer, and a high speed line address circuit. The high speed line address circuit clocks a single line video input at a fast rate into the demultiplexer for demultiplexing into the line shift register, the line shift register shifts the single line signals and noise into the elements of the array of difference frame elements. As the data from the previous frame which consists of noise or noise minus signal is still present in the difference elements only the signal or delta signal portion feeds through a reset circuit at a slower rate to the multiplexer. The reset circuit introduces offset noises into the signal which is substantially reduced by feedback through the reset circuit. The high speed line address register is connected to the multiplexer for controlling the video output signals through the video out terminal. The video output is at the fast rate, to reduce this rate and for minimizing display blind time the sample and hold circuits are introduced between the reset circuit and the multiplexer. Thus the monolithic delta frame may be used to remove reset noise and rate conversion or in tandem to remove reset noise and offset noise as well as rate conversion.
摘要翻译：单片三角形电路包括高速线路地址电路，解复用器，线路移位寄存器，多个缓冲放大器，差分阵列阵列，复位电路装置，多个采样和保持电路，多路复用器和高速线路地址电路。高速线路地址电路将单线视频输入以快速速率输入到解复用器中以解复用到线移位寄存器中，线移位寄存器将单线信号和噪声移位到差分帧阵列的元素中。由于来自前一帧的由噪声或噪声减去信号组成的数据仍然存在于差分元件中，所以信号或增量信号部分以较慢的速率将复位电路馈送到多路复用器。复位电路将偏移噪声引入到通过复位电路的反馈基本上减小的信号中。高速线地址寄存器连接到多路复用器，用于通过视频输出端控制视频输出信号。视频输出速度很快，为了降低这个速率，并且为了最小化显示盲目时间，在复位电路和复用器之间引入采样和保持电路。因此，单片三角架可用于去除复位噪声和速率转换或串联以去除复位噪声和偏移噪声以及速率转换。

4. 发明授权

US4667239A Signal peaking device for single-line video input 失效
标题翻译：用于单线视频输入的信号峰化装置
公开(公告)号：US4667239A
公开(公告)日：1987-05-19
申请号：US638142
申请日：1984-08-06
申请人： Dana Dudley , Charles C. Hefner
发明人： Dana Dudley , Charles C. Hefner
IPC分类号： H04N5/14 , H04N5/217 , H04N5/363 , H04N5/365 , H04N5/378
CPC分类号： H04N5/2173 , H04N5/14
摘要： A signal peaking device for a single line video input has a transversal filter with a plurality of sample and hold (S & H) circuits, a corresponding plurality of line drivers and output switches. The output switches are connected to a plurality of weighting circuits and a summer that sums the weighted output of the output switches. A free running digital shift register generates the sample pulse that operates the sample and hold circuits.
摘要翻译：用于单线视频输入的信号峰值装置具有具有多个采样和保持（S＆H）电路的横向滤波器，相应的多个线路驱动器和输出开关。输出开关连接到多个加权电路和加法器，用于将输出开关的加权输出相加。自由运行的数字移位寄存器产生操作采样和保持电路的采样脉冲。

5. 发明授权

US1701202A Doorcheck 失效
公开(公告)号：US1701202A
公开(公告)日：1929-02-05
申请号：US14354326
申请日：1926-10-23
申请人： DANA DUDLEY
发明人： DANA DUDLEY
IPC分类号： E05F3/16
CPC分类号： E05F3/16 , Y10T16/61 , Y10T292/11 , Y10T292/683

6. 发明授权

US06232963B1 Modulated-amplitude illumination for spatial light modulator 有权
标题翻译：空间光调制器的调制幅度照明
公开(公告)号：US06232963B1
公开(公告)日：2001-05-15
申请号：US09152867
申请日：1998-09-14
申请人： Claude E. Tew , Dana Dudley , Keith H. Elliott , Mark L. Burton
发明人： Claude E. Tew , Dana Dudley , Keith H. Elliott , Mark L. Burton
IPC分类号： G02B2608
CPC分类号： G09G3/3406 , G09G3/2011 , G09G3/2018 , G09G3/2025 , G09G3/34 , G09G2310/0237 , G09G2310/066 , G09G2320/0261 , G09G2320/0633 , G09G2320/064
摘要： Methods of controlling the illumination source (18) of an SLM-based display system (10). It is assumed that the system (10) displays pixel data formatted into a bit-plane format so that all bits of the same bit-weight can be displayed simultaneously. To provide greyscale, the amplitude of the source (18) may be modulated so that bit-planes having greater bit-weights are displayed with more intense illumination than bit-planes having smaller bit-weights (FIGS. 2 and 3). To avoid visual artifacts, the duty cycle of the bit-plane display times may be shortened relative to the frame period. (FIG. 4A). The latter method can be accompanied by a shortening of the duty time of the illumination on SLM (15). (FIG. 4B). The short duty cycle method may be used together with illumination amplitude modulation, or it may be used with the PWM method of providing greyscale.
摘要翻译：控制基于SLM的显示系统（10）的照明源（18）的方法。假设系统（10）显示格式化为位平面格式的像素数据，使得可以同时显示相同位权重的所有位。为了提供灰度级，可以调制源极（18）的振幅，使得具有较大位权重的位平面以比具有较小位权重的位平面（图2和图3）更强的照明显示。为了避免视觉瑕疵，相对于帧周期，位平面显示时间的占空比可能会缩短。（图4A）。后一种方法可以伴随SLM照明的占空比时间的缩短（15）。（图4B）。短占空比方法可以与照明幅度调制一起使用，或者可以与提供灰度级的PWM方法一起使用。

7. 发明授权

US5486698A Thermal imaging system with integrated thermal chopper 失效
标题翻译：具有集成热切割机的热成像系统
公开(公告)号：US5486698A
公开(公告)日：1996-01-23
申请号：US229497
申请日：1994-04-19
申请人： Charles M. Hanson , Dana Dudley , James E. Robinson
发明人： Charles M. Hanson , Dana Dudley , James E. Robinson
IPC分类号： G01J5/10 , H04N5/33
CPC分类号： G01J5/02 , G01J5/0245 , G01J5/10 , H04N5/33
摘要： A thermal imaging system (10) contains a focal plane array (14) including a plurality of thermal sensors (50) mounted on a substrate (52). The focal plane array (14) generates both a reference signal which represents the temperature of the substrate (52) and a biased signal corresponding to the total radiance emitted by a scene (11). Electronics (16) process the reference signal and the biased signal to obtain an unbiased signal representing radiance differences emitted by objects in the scene (11). A thermoelectric cooler/heater (38) may be provided to optimally adjust the temperature of the substrate (52) to improve overall image quality. Each thermal sensor (50) contains an electrode (66 and 68) that electrically couples the thermal sensor (50) to the substrate (52) and also allows the thermal sensor (50) to deflect, contact, and thermally shunt with the substrate (52).
摘要翻译：热成像系统（10）包含焦平面阵列（14），其包括安装在基底（52）上的多个热传感器（50）。焦平面阵列（14）产生表示衬底（52）的温度的参考信号和对应于由场景（11）发射的总辐射度的偏置信号。电子设备（16）处理参考信号和偏置信号以获得表示场景（11）中物体发射的辐射差的无偏信号。可以提供热电冷却器/加热器（38）以最佳地调节基板（52）的温度以提高整体图像质量。每个热传感器（50）包含一个将热传感器（50）电耦合到衬底（52）的电极（66和68），并且还允许热传感器（50）偏转，接触并与衬底热分流 52）。

8. 发明授权

US4617593A Visible and near infrared imaging system 失效
标题翻译：可见光和近红外成像系统
公开(公告)号：US4617593A
公开(公告)日：1986-10-14
申请号：US638832
申请日：1984-08-07
申请人： Dana Dudley
发明人： Dana Dudley
IPC分类号： H04N5/33 , H04N5/363 , H04N5/365 , H04N7/18
CPC分类号： H04N5/33 , H04N5/363 , H04N5/3653
摘要： An improved visible and near infrared imaging system, in a first embodiment, has an optical system, chopper, improved detector, improved first and second delta frames, display, and timing and control circuits. The detector is a parallel amplification type detector with the sense lines each including a total subtraction chain. Each parallel amplifier chain is split so that two branches exist, each containing sample and hold circuits and one with a gain of -C.sub.s /(C.sub.d +C.sub.s) times the other. The outputs of the amplifier chains are multiplexed to the first delta frame for storage by frame for summation with the outputs of the next frame for substantially reducing the reset noise. The summed output signals are multiplexed at a 2x rate into the second delta frame for removal of the pattern noise and multiplexed out at a 1x rate for display. In a second embodiment a transversal filter receives the output of the second delta frame for performing a peaking function on the signals for improving the resolution of the displayed image.
摘要翻译：在第一实施例中，改进的可见光和近红外成像系统具有光学系统，斩波器，改进的检测器，改进的第一和第二增量框架，显示器，定时和控制电路。检测器是并行放大型检测器，检测线各自包括总减法链。每个并联放大器链被分离，使得存在两个分支，每个分支包含采样和保持电路，并且具有增益为Cs /（Cd + Cs）的另一个分支。放大器链的输出被多路复用到第一增量帧，用于存储逐帧以与下一帧的输出相加，以显着减少复位噪声。相加的输出信号以2x速率被复用到第二增量帧中以去除模式噪声，并以1x速率多路复用以进行显示。在第二实施例中，横向滤波器接收第二增量帧的输出，以对信号执行峰值功能，以改善所显示图像的分辨率。

9. 发明授权

US4242706A Visible light and near infrared imaging device 失效
标题翻译：可见光和近红外成像装置
公开(公告)号：US4242706A
公开(公告)日：1980-12-30
申请号：US960496
申请日：1978-11-13
申请人： Kent McCormack , James E. Robinson , William M. Knight, Jr. , Dana Dudley
发明人： Kent McCormack , James E. Robinson , William M. Knight, Jr. , Dana Dudley
IPC分类号： H01L27/146 , H04N5/335 , H04N3/14
CPC分类号： H04N5/335 , H01L27/14649 , H04N3/1512
摘要： A visible light and near infrared imaging device is disclosed. The imaging device comprises X-Y addressing means, an array of opto-electronic semiconductor elements or cells, a multiplexer, a precharge switch, and an amplifier. The X-Y addressing means selectively addresses each cell of the array of opto-electronic semiconductor cells and corresponding multiplexer switch for connecting a reference voltage to each cell to charge each element to the reference voltage, then to isolate each element and vary its voltage in proportion to the intensity of the impinging light, and finally to read out selectively the voltage of each element to the amplifier for amplifying the electrical signals representative of the light intensity to a working level for processing into video signals.
摘要翻译：公开了可见光和近红外成像装置。成像装置包括X-Y寻址装置，光电子半导体元件或电池阵列，多路复用器，预充电开关和放大器。 XY寻址装置选择性地寻址光电子半导体单元阵列的每个单元和对应的多路复用器开关，用于将参考电压连接到每个单元，以将每个元件充电到参考电压，然后隔离每个元件并将其电压按比例变化入射光的强度，最后将每个元件的电压选择性地读出到放大器，用于将表示光强度的电信号放大到工作电平，以便处理成视频信号。

10. 发明授权

US4178612A Delta frame circuit 失效
标题翻译：三角架电路
公开(公告)号：US4178612A
公开(公告)日：1979-12-11
申请号：US926991
申请日：1978-07-21
申请人： Dana Dudley , William M. Knight, Jr.
发明人： Dana Dudley , William M. Knight, Jr.
IPC分类号： H04N5/16 , H04N5/217 , H04N5/33 , H04N5/21 , H04N5/30
CPC分类号： H04N5/2176 , H04N5/33
摘要： A delta frame circuit is disclosed. The delta frame circuit is connected to the video output of, for example, an imaging system for the purpose of producing a moving target indication radar or, for example, a chopped imaging system for the purpose of removing fixed pattern or undesirable offset voltages. The delta frame circuit comprises a plurality of capacitors having top plates connected to the video output and lower plates connected to the drains of a first plurality of field effect transistors. The gates and sources of these field effect transistors are connected, respectively, to a Y address circuit and drains of a second plurality of field effect transistors. The gates and sources of these field effect transistors are connected, respectively, to a X address circuit and to the drains of a third plurality of field effect transistors whose gates and sources are connected, respectively, to the Y address circuit, and junction of a precharge reference voltage and output amplifier. The X and Y address circuits address the capacitors which store the video output of a field pixel by pixel for comparison to a reference voltage and a second video field whereby the offset signals are substantially removed.
摘要翻译：公开了一种Δ帧电路。为了产生移动目标指示雷达或例如用于去除固定图案或不希望的偏移电压的斩波成像系统，增量框架电路连接到例如成像系统的视频输出。三角形框架电路包括多个电容器，其具有连接到视频输出的顶板和连接到第一多个场效应晶体管的漏极的下板。这些场效应晶体管的栅极和源极分别连接到第二多个场效应晶体管的Y寻址电路和漏极。这些场效应晶体管的栅极和源极分别连接到X地址电路和第三多个场效应晶体管的漏极，其栅极和源极分别连接到Y地址电路，并且将预充电参考电压和输出放大器。 X和Y地址电路寻址存储像素的视频输出的电容器，用于与参考电压和第二视频场进行比较，从而基本上去除偏移信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式