专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080150670A1 Multi-layered symmetric helical inductor 审中-公开
标题翻译：多层对称螺旋电感
公开(公告)号：US20080150670A1
公开(公告)日：2008-06-26
申请号：US12000931
申请日：2007-12-19
申请人： Chul-ho Chung , Joo-hyun Jeong
发明人： Chul-ho Chung , Joo-hyun Jeong
IPC分类号： H01F27/28 , G01V3/10 , H01F27/36
CPC分类号： H01F17/0013 , H01F27/362 , H01F2017/002
摘要： Provided is an inductor of a semiconductor device. The inductor may include a current entrance section, multiple layered ring-shaped conductive wires, and a via plug. Each of the ring-shaped conductive wires may be a helical type multi turn ring-shaped wire formed in one plane. The via plug may be connected to at least one of the ring-shaped conductive wires in order to transmit an electrical signal to another ring-shaped conductive wire.
摘要翻译：提供了一种半导体器件的电感器。电感器可以包括电流入口部分，多层环形导线和通孔塞。每个环形导线可以是形成在一个平面中的螺旋型多匝环形线。通孔插头可以连接到至少一个环形导线，以将电信号传输到另一个环形导线。

2. 发明授权

US07326625B2 Trench structure having a void and inductor including the trench structure 有权
标题翻译：具有包括沟槽结构的空隙和电感器的沟槽结构
公开(公告)号：US07326625B2
公开(公告)日：2008-02-05
申请号：US11052552
申请日：2005-02-07
申请人： Joo-Hyun Jeong , Chul-Ho Chung
发明人： Joo-Hyun Jeong , Chul-Ho Chung
IPC分类号： H01L21/20
CPC分类号： H01L28/10 , H01L21/764 , H01L27/08
摘要： In a method of forming a trench structure having a wide void therein, a first trench having a first width and a first depth is formed in a substrate. The first trench is filled with a first insulation layer pattern defining the void in the first trench. A second trench is formed on the first trench. The second trench has a second width wider than the first width and a second depth shallower than the first depth. The second trench is filled with a second insulation layer pattern. After an insulating interlayer on the substrate including the first and second trenches, a conductive line is formed on a portion of the insulating interlayer where the second trench is positioned so that an inductor is formed over the trench structure.
摘要翻译：在形成其中具有宽空隙的沟槽结构的方法中，在衬底中形成具有第一宽度和第一深度的第一沟槽。第一沟槽填充有限定第一沟槽中的空隙的第一绝缘层图案。在第一沟槽上形成第二沟槽。第二沟槽具有比第一宽度宽的第二宽度和比第一深度浅的第二深度。第二沟槽填充有第二绝缘层图案。在包括第一沟槽和第二沟槽的衬底上的绝缘中间层之后，在绝缘中间层的一部分上形成导电线，其中第二沟槽被定位，使得电感器形成在沟槽结构之上。

3. 发明申请

US20070170590A1 Method of fabricating semiconductor device 有权
标题翻译：制造半导体器件的方法
公开(公告)号：US20070170590A1
公开(公告)日：2007-07-26
申请号：US11656451
申请日：2007-01-23
申请人： Joo-hyun Jeong , Chul-ho Chung
发明人： Joo-hyun Jeong , Chul-ho Chung
IPC分类号： H01L21/4763
CPC分类号： H01L21/76841 , H01L21/2855 , H01L23/5227 , H01L23/53223 , H01L23/53238 , H01L28/10 , H01L2924/0002 , H01L2924/00
摘要： A semiconductor device and a method of fabricating a semiconductor device that includes forming an interlayer insulating film on a semiconductor substrate; depositing a first soft magnetic thin film on the interlayer insulating film through sputtering using a target containing at least one of Fe, Co, Ni, or alloys thereof, the target further containing at least one of Ti, Hf, or B, the sputtering being performed using an N2 reactive gas; forming a metal film on the first soft magnetic thin film; depositing a second soft magnetic thin film on the metal film through sputtering using the same or another target containing at least one of Fe, Co, Ni, or alloys thereof, the target further containing at least one of Ti, Hf, or B, the sputtering being performed using an N2 reactive gas; and patterning to form an inductor.
摘要翻译：一种半导体器件和制造半导体器件的方法，包括在半导体衬底上形成层间绝缘膜; 通过使用包含Fe，Co，Ni或其合金中的至少一种的靶通过溅射，在层间绝缘膜上沉积第一软磁性薄膜，靶还含有Ti，Hf或B中的至少一种，溅射为使用N 2反应气体进行; 在第一软磁薄膜上形成金属膜; 通过溅射使用含有Fe，Co，Ni或其合金中的至少一种的相同或另一靶的溅射在金属膜上沉积第二软磁薄膜，靶还含有Ti，Hf或B中的至少一种，使用N 2反应气体进行溅射; 并图案化以形成电感器。

4. 发明授权

US09312184B2 Semiconductor devices and methods of manufacturing the same 有权
标题翻译：半导体器件及其制造方法
公开(公告)号：US09312184B2
公开(公告)日：2016-04-12
申请号：US14200274
申请日：2014-03-07
申请人： Tea-Kwang Yu , Bae-Seong Kwon , Yong-Tae Kim , Chul-Ho Chung , Yong-Suk Choi
发明人： Tea-Kwang Yu , Bae-Seong Kwon , Yong-Tae Kim , Chul-Ho Chung , Yong-Suk Choi
IPC分类号： H01L21/8234 , H01L29/66 , H01L27/115 , H01L29/423 , H01L29/788
CPC分类号： H01L21/823462 , H01L21/823456 , H01L27/11546 , H01L29/42324 , H01L29/66825 , H01L29/7881
摘要： In a method of manufacturing a semiconductor device, a split gate structure is formed on a cell region of a substrate including the cell region and a logic region. The logic region has a high voltage region, an ultra high voltage region and a low voltage region, and the split gate structure includes a first gate insulation layer pattern, a floating gate, a tunnel insulation layer pattern and a control gate. A spacer layer is formed on the split gate structure and the substrate. The spacer layer is etched to form a spacer on a sidewall of the split gate structure and a second gate insulation layer pattern on the ultra high voltage region of the substrate. A gate electrode is formed on each of the high voltage region of the substrate, the second gate insulation layer pattern, and the low voltage region of the substrate.
摘要翻译：在制造半导体器件的方法中，在包括单元区域和逻辑区域的衬底的单元区域上形成分离栅极结构。逻辑区域具有高电压区域，超高压区域和低电压区域，并且分离栅极结构包括第一栅极绝缘层图案，浮动栅极，隧道绝缘层图案和控制栅极。在分离栅极结构和衬底上形成间隔层。蚀刻间隔层以在分离栅极结构的侧壁上形成间隔物，并在衬底的超高电压区域上形成第二栅极绝缘层图案。在基板的高电压区域，第二栅极绝缘层图案和基板的低电压区域中的每一个上形成栅电极。

5. 发明授权

US08198970B2 Transformers, balanced-unbalanced transformers (baluns) and integrated circuits including the same 有权
标题翻译：变压器，平衡不平衡变压器（baluns）和包括相同的集成电路
公开(公告)号：US08198970B2
公开(公告)日：2012-06-12
申请号：US12453465
申请日：2009-05-12
申请人： Tae-Hoon Choi , Chul-Ho Chung
发明人： Tae-Hoon Choi , Chul-Ho Chung
IPC分类号： H01F5/00 , H01F27/28
CPC分类号： H01F17/0013 , H03H7/1775 , H03H7/42
摘要： A transformer of fully symmetric structure includes a primary coil assembly and a secondary coil assembly. The primary coil assembly includes a plurality of primary coils formed in a plurality of metal layers, and a first interlayer connection unit for connecting the primary coils. The secondary coil assembly includes a plurality of secondary coils formed in the plurality of metal layers, and a second interlayer connection unit for connecting the secondary coils. The primary and secondary coils formed in the same metal layer are concentric and axisymmetric with respect to a diameter line passing through a planar center point. A balanced-unbalanced transformer (balun) is a type of transformer that may be used to convert an unbalanced signal to a balanced one or vice versa. An integrated circuit may include a semiconductor substrate and a transformer. Electrical elements such as transistors may be formed on the semiconductor substrate.
摘要翻译：完全对称结构的变压器包括初级线圈组件和次级线圈组件。初级线圈组件包括形成在多个金属层中的多个初级线圈和用于连接初级线圈的第一层间连接单元。次级线圈组件包括形成在多个金属层中的多个次级线圈和用于连接次级线圈的第二层间连接单元。形成在同一金属层中的初级和次级线圈相对于通过平面中心点的直径线是同心的和轴对称的。平衡 - 不平衡变压器（balun）是一种变压器，可用于将不平衡信号转换成平衡信号，反之亦然。集成电路可以包括半导体衬底和变压器。诸如晶体管的电气元件可以形成在半导体衬底上。

6. 发明授权

US08130483B2 Capacitor structure 有权
标题翻译：电容结构
公开(公告)号：US08130483B2
公开(公告)日：2012-03-06
申请号：US12659687
申请日：2010-03-17
申请人： Chul-Ho Chung
发明人： Chul-Ho Chung
IPC分类号： H01G4/30
CPC分类号： H01G4/228 , H01G4/33 , H01L23/5223 , H01L28/86 , H01L28/90 , H01L2924/0002 , Y10T29/43 , H01L2924/00
摘要： In a capacitor structure and method of forming the same, a first electrode, a second electrode, and a first insulation layer are sequentially formed on a substrate. The first and second electrodes and the first insulation layer are covered with a second insulation layer on the substrate. A first plug is in contact with the second electrode through the second insulation layer. A second plug is in contact with the first electrode through the first and second insulation layer. A third insulation layer is formed on the second insulation layer. Third and fourth comb-shaped electrodes are formed in the third insulation layer. The third electrode is contact with the first plug and the fourth electrode is contact with the second plug while facing the third electrode. Thus, the teeth of the comb-shaped electrodes are alternately arranged and spaced apart in the third insulation layer.
摘要翻译：在电容器结构及其形成方法中，第一电极，第二电极和第一绝缘层依次形成在基板上。第一和第二电极和第一绝缘层被衬底上的第二绝缘层覆盖。第一插头通过第二绝缘层与第二电极接触。第二插头通过第一和第二绝缘层与第一电极接触。在第二绝缘层上形成第三绝缘层。第三和第四梳状电极形成在第三绝缘层中。第三电极与第一插头接触，第四电极与第二插头接触，同时面向第三电极。因此，梳状电极的齿在第三绝缘层中交替排列并间隔开。

7. 发明申请

US20110183441A1 METHOD OF FABRICATING SEMICONDUCTOR DEVICE 有权
标题翻译：制造半导体器件的方法
公开(公告)号：US20110183441A1
公开(公告)日：2011-07-28
申请号：US13083309
申请日：2011-04-08
申请人： Joo-hyun JEONG , Chul-ho Chung
发明人： Joo-hyun JEONG , Chul-ho Chung
IPC分类号： H01L21/02
CPC分类号： H01L21/76841 , H01L21/2855 , H01L23/5227 , H01L23/53223 , H01L23/53238 , H01L28/10 , H01L2924/0002 , H01L2924/00
摘要： A semiconductor device and a method of fabricating a semiconductor device that includes forming an interlayer insulating film on a semiconductor substrate; depositing a first soft magnetic thin film on the interlayer insulating film through sputtering using a target containing at least one of Fe, Co, Ni, or alloys thereof, the target further containing at least one of Ti, Hf, or B, the sputtering being performed using an N2 reactive gas; forming a metal film on the first soft magnetic thin film; depositing a second soft magnetic thin film on the metal film through sputtering using the same or another target containing at least one of Fe, Co, Ni, or alloys thereof, the target further containing at least one of Ti, Hf, or B, the sputtering being performed using an N2 reactive gas; and patterning to form an inductor.
摘要翻译：一种半导体器件和制造半导体器件的方法，包括在半导体衬底上形成层间绝缘膜; 通过使用包含Fe，Co，Ni或其合金中的至少一种的靶通过溅射，在层间绝缘膜上沉积第一软磁性薄膜，靶还含有Ti，Hf或B中的至少一种，溅射为使用N2反应气体进行; 在第一软磁薄膜上形成金属膜; 通过溅射使用含有Fe，Co，Ni或其合金中的至少一种的相同或另一靶的溅射在金属膜上沉积第二软磁薄膜，靶还含有Ti，Hf或B中的至少一种，使用N 2反应气体进行溅射; 并图案化以形成电感器。

8. 发明授权

US08216860B2 Method of fabricating semiconductor device 有权
标题翻译：制造半导体器件的方法
公开(公告)号：US08216860B2
公开(公告)日：2012-07-10
申请号：US13083309
申请日：2011-04-08
申请人： Joo-hyun Jeong , Chul-ho Chung
发明人： Joo-hyun Jeong , Chul-ho Chung
IPC分类号： H01L21/02
CPC分类号： H01L21/76841 , H01L21/2855 , H01L23/5227 , H01L23/53223 , H01L23/53238 , H01L28/10 , H01L2924/0002 , H01L2924/00
摘要： A semiconductor device and a method of fabricating a semiconductor device that includes forming an interlayer insulating film on a semiconductor substrate; depositing a first soft magnetic thin film on the interlayer insulating film through sputtering using a target containing at least one of Fe, Co, Ni, or alloys thereof, the target further containing at least one of Ti, Hf, or B, the sputtering being performed using an N2 reactive gas; forming a metal film on the first soft magnetic thin film; depositing a second soft magnetic thin film on the metal film through sputtering using the same or another target containing at least one of Fe, Co, Ni, or alloys thereof, the target further containing at least one of Ti, Hf, or B, the sputtering being performed using an N2 reactive gas; and patterning to form an inductor.
摘要翻译：一种半导体器件和制造半导体器件的方法，包括在半导体衬底上形成层间绝缘膜; 通过使用包含Fe，Co，Ni或其合金中的至少一种的靶通过溅射，在层间绝缘膜上沉积第一软磁性薄膜，靶还含有Ti，Hf或B中的至少一种，溅射为使用N2反应气体进行; 在第一软磁薄膜上形成金属膜; 通过溅射使用含有Fe，Co，Ni或其合金中的至少一种的相同或另一靶的溅射在金属膜上沉积第二软磁薄膜，靶还含有Ti，Hf或B中的至少一种，使用N 2反应气体进行溅射; 并图案化以形成电感器。

9. 发明申请

US20120151726A1 METHOD OF FORMING CAPACITOR STRUCTURE 有权
标题翻译：形成电容结构的方法
公开(公告)号：US20120151726A1
公开(公告)日：2012-06-21
申请号：US13401233
申请日：2012-02-21
申请人： Chul-Ho CHUNG
发明人： Chul-Ho CHUNG
IPC分类号： H01G7/00
CPC分类号： H01G4/228 , H01G4/33 , H01L23/5223 , H01L28/86 , H01L28/90 , H01L2924/0002 , Y10T29/43 , H01L2924/00
摘要： In a capacitor structure and method of forming the same, a first electrode, a second electrode, and a first insulation layer are sequentially formed on a substrate. The first and second electrodes and the first insulation layer are covered with a second insulation layer on the substrate. A first plug is in contact with the second electrode through the second insulation layer. A second plug is in contact with the first electrode through the first and second insulation layer. A third insulation layer is formed on the second insulation layer. Third and fourth comb-shaped electrodes are formed in the third insulation layer. The third electrode is contact with the first plug and the fourth electrode is contact with the second plug while facing the third electrode. Thus, the teeth of the comb-shaped electrodes are alternately arranged and spaced apart in the third insulation layer.
摘要翻译：在电容器结构及其形成方法中，第一电极，第二电极和第一绝缘层依次形成在基板上。第一和第二电极和第一绝缘层被衬底上的第二绝缘层覆盖。第一插头通过第二绝缘层与第二电极接触。第二插头通过第一和第二绝缘层与第一电极接触。在第二绝缘层上形成第三绝缘层。第三和第四梳状电极形成在第三绝缘层中。第三电极与第一插头接触，第四电极与第二插头接触，同时面向第三电极。因此，梳状电极的齿在第三绝缘层中交替排列并间隔开。

10. 发明授权

US07923814B2 Semiconductor device including an inductor having soft magnetic thin film patterns and a fabricating method of the same 有权
标题翻译：包括具有软磁薄膜图案的电感器的半导体器件及其制造方法
公开(公告)号：US07923814B2
公开(公告)日：2011-04-12
申请号：US11656451
申请日：2007-01-23
申请人： Joo-hyun Jeong , Chul-ho Chung
发明人： Joo-hyun Jeong , Chul-ho Chung
IPC分类号： H01L29/00 , H01F27/28
CPC分类号： H01L21/76841 , H01L21/2855 , H01L23/5227 , H01L23/53223 , H01L23/53238 , H01L28/10 , H01L2924/0002 , H01L2924/00
摘要： A semiconductor device includes an interlayer insulating film and an inductor. The inductor includes a first soft magnetic thin film pattern formed on the interlayer insulating film, the first soft magnetic film comprising a) at least one material selected from Fe, Co, Ni, or alloys thereof b) at least one element selected from Ti, Hf, or B, and c) N, a metal film pattern formed on the first soft magnetic thin film pattern and a second soft magnetic thin film pattern formed on the metal film pattern, the second soft magnetic thin film pattern comprising a) at least one material selected from Fe, Co, Ni, or alloys thereof; b) at least one element selected from Ti, Hf, or B; and c) N. Edges of the first soft magnetic thin film pattern, edges of the metal film pattern and edges of the second soft magnetic thin film pattern are vertically aligned.
摘要翻译：半导体器件包括层间绝缘膜和电感器。电感器包括形成在层间绝缘膜上的第一软磁薄膜图案，第一软磁膜包括a）至少一种选自Fe，Co，Ni的材料或其合金b）至少一种选自Ti， Hf或B，以及c）N，形成在所述第一软磁薄膜图案上的金属膜图案和形成在所述金属膜图案上的第二软磁薄膜图案，所述第二软磁薄膜图案至少包括：a）至少一种选自Fe，Co，Ni的材料或其合金; b）选自Ti，Hf或B中的至少一种元素; c）N.第一软磁薄膜图案的边缘，金属膜图案的边缘和第二软磁薄膜图案的边缘垂直对准。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式