会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Dual ended folded bit line arrangement and addressing scheme
    • 双端折叠位线布置和寻址方案
    • US4800525A
    • 1989-01-24
    • US83911
    • 1987-08-06
    • Ashwin H. ShahRichard H. WomackChu-Ping Wang
    • Ashwin H. ShahRichard H. WomackChu-Ping Wang
    • G11C11/4097G11C5/06G11C7/00G11C8/00
    • G11C11/4097
    • A scheme for addressing memory cells in random access memory arrays includes bit lines divided into a plurality of segments. Each pair of bit lines has a sense amp at each end coupled to both bit lines in the pair. Word lines address memory cells coupled to each bit line of the pair. When a pair of memory cells is accessed, the bit lines are electrically divided so that one memory cell is coupled to one sense amp through one bit line, and the other memory cell is coupled to the other sense amp through the other bit line. The memory cells can be coupled to the bit lines through segment lines, with each segment line connecting a subset of the memory cells to a bit line, in order to reduce capacitances presented to the sense amps. An alternating linear array of sense amps and bit line pairs can be used to increase overall density of the memory array by allowing sense amps to access more than one bit line pair. The bit lines are addressed so that each sense amp receives data from one one bit line pair at a time. Segment lines having no currently addressed memory cells can be coupled to the sense amps in order to better balance input capacitances presented thereto. Selecting the bit line sections, segments, and memory cells in the proper order minimizes the effect of noise due to stray capacitances by causing them to appear as a common mode signal across the bit line pairs.
    • 用于寻址随机存取存储器阵列中的存储单元的方案包括分成多个段的位线。 每对位线在每一端具有耦合到该对中的两个位线的感测放大器。 字线寻址耦合到该对的每个位线的存储器单元。 当访问一对存储器单元时,位线被电分割,使得一个存储单元通过一个位线耦合到一个读出放大器,而另一个存储单元通过另一个位线耦合到另一个读出放大器。 存储器单元可以通过分段线耦合到位线,每个分段线将存储器单元的子集连接到位线,以便减小呈现给感测放大器的电容。 传感放大器和位线对的交替线性阵列可以用于通过允许感测放大器访问多于一个位线对来增加存储器阵列的总体密度。 位线被寻址,使得每个读出放大器一次从一个位线对接收数据。 没有当前寻址的存储器单元的段线可以耦合到感测放大器,以便更好地平衡提供给它的输入电容。 以适当的顺序选择位线部分,段和存储单元通过使它们在位线对上显示为共模信号来最小化由于杂散电容引起的噪声的影响。