会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 53. 发明授权
    • Method and apparatus for performing exception processing routine in
pipeline processing
    • 在流水线处理中执行异常处理程序的方法和装置
    • US5938762A
    • 1999-08-17
    • US726753
    • 1996-10-07
    • Hiroshi HayakawaHarutsugu FukumotoHiroaki Tanaka
    • Hiroshi HayakawaHarutsugu FukumotoHiroaki Tanaka
    • G06F9/32G06F9/38G06F9/46
    • G06F9/322G06F9/3861
    • An information processing apparatus and method, such that when an interruption occurs in a microprocessor, an exception processing sequence control is started, a program condition of an interrupted program and an address of the interrupted program are saved in a RAM, a program address of a jump instruction is read out from an exception processing generating source and is set in a program counter, and the exception processing sequence control is stopped. Thereafter, a normal processing sequence control is started, the jump instruction is read out from a ROM, an address of an exception processing vector is calculated according to the jump instruction, the exception processing vector is read out from the ROM, a branch address of an exception processing routine indicated by the exception processing vector is set in the program counter, and an operation state of the microprocessor is branched to the exception processing routine. Thereafter, the normal processing sequence control is stopped, and the exception processing routine is performed in the exception processing sequence control.
    • 一种信息处理装置和方法,当在微处理器中发生中断时,开始异常处理顺序控制,中断程序的程序条件和中断程序的地址被保存在RAM中,程序地址 从异常处理生成源读出跳转指令,并将其设置在程序计数器中,并停止异常处理顺序控制。 此后,开始通常的处理顺序控制,从ROM读出跳转指令,根据跳转指令计算出异常处理向量的地址,从ROM中读出异常处理向量,分支地址 在程序计数器中设置由异常处理向量指示的异常处理程序,并且将微处理器的操作状态分支到异常处理程序。 此后,停止正常处理顺序控制,并且在异常处理顺序控制中执行异常处理程序。
    • 56. 发明授权
    • Logic operation circuit and carry look ahead adder
    • 逻辑运算电路并携带前瞻加法器
    • US5877973A
    • 1999-03-02
    • US806213
    • 1997-02-26
    • Koji KatoHarutsugu FukumotoHiroaki Tanaka
    • Koji KatoHarutsugu FukumotoHiroaki Tanaka
    • G06F7/50G06F7/506G06F7/508
    • G06F7/506G06F7/508
    • An 8-bit CLA adder is constructed for inputting 4 lower bits a3:0,b3:0 and 4 upper bits a7:4,b7:4 of two input signals to the two 4-bit full adders 2,12 and a carry c-1 to the lowest bit the full adder of the first-stage 2 to generate carries c3,c7 correspondint to the third and seventh bit of the input signals from a carry generation signal g7:0 and a carry propagation signal p7:0 generated by the both adders 2,12 and the carry c-1. The full adder of the second-stage 12 is constructed to add the 4 upper bits a7:4,b7:4 with setting a carry-in as 0 so as to generate a temporary summing signal sz7:4. A logical circuit 14 generates a true sum of 4 upper bits from a carry c3 to the third bit to the forth bit, a temporary sum sz7:4 and a carry propagation signal p7:4 generated by the full adder of the second-stage 12.
    • 一个8位CLA加法器被构造用于将两个输入信号的4个低位位a3:0,b3:0和4个高位位a7:4,b7:4输入到两个4位全加器2,12和一个进位c -1到第一级2的全加器的最低位,以产生载波c3,c7,对应于来自进位产生信号g7:0的输入信号的第三和第七位以及由...生成的进位传播信号p7:0 两个加法器2,12和进位c-1。 第二级12的全加器被构造为通过将进位设置为0来添加4个高位位a7:4,b7:4,以产生临时求和信号sz7:4。 逻辑电路14产生从进位c3到第三位到第四位的4个高位的真和,由第二级12的全加器产生的临时和sz7:4和进位传播信号p7:4 。