会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 22. 发明专利
    • Installation structure for sensor chip
    • 传感器芯片的安装结构
    • JP2009186395A
    • 2009-08-20
    • JP2008028523
    • 2008-02-08
    • Denso Corp株式会社デンソー
    • KAKOIYAMA NAOKIFUJII TETSUO
    • G01L19/06
    • PROBLEM TO BE SOLVED: To provide an installation structure for sensor chip capable of preventing transmission of stress to sensor chips.
      SOLUTION: The sensor 10 consists mainly of the sensor chip 20, a mounted member 30 as a member to mount the sensor chip 20, and magnetic fluid 40, and the like, interposed in between the sensor chip 20 and the mounted member 30. The sensor chip 20 is held and fixed by the magnetic fluid 40 due to the surface tension of the magnetic fluid 40 concerned at the magnetic fluid flank 23, which is a surface opposite to the surface where a pressured surface 21 is formed. The magnetic fluid 40 is fixed through magnetic adsorption to a chip flank 31 of the mounted member 30 due to a permanent magnet 33 of the mounted member 30.
      COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:提供能够防止传感器芯片的应力传递的传感器芯片的安装结构。 解决方案:传感器10主要由传感器芯片20,作为安装传感器芯片20的构件的安装构件30和磁性流体40等介于传感器芯片20和安装构件之间 传感器芯片20由于在磁性流体侧面23处所涉及的磁性流体40的表面张力而被磁性流体40保持固定,磁性流体侧面23是与形成有加压表面21的表面相反的表面。 由于安装部件30的永磁体33,磁性流体40通过磁吸附固定到安装部件30的芯片侧面31上。(C)2009,JPO&INPIT
    • 23. 发明专利
    • Semiconductor device having soi substrate and method for manufacturing the same
    • 具有SOI衬底的半导体器件及其制造方法
    • JP2009147297A
    • 2009-07-02
    • JP2008236452
    • 2008-09-16
    • Denso Corp株式会社デンソー
    • SUMITOMO MASAKIYOASAI MAKOTOAKAGI NOZOMIKITAMURA YASUHIRONAKAMURA HIROKIFUJII TETSUO
    • H01L21/76H01L21/762H01L21/8234H01L27/04H01L27/06H01L27/08H01L27/088H01L27/12H01L29/78H01L29/786H01L29/84
    • H01L2924/0002H01L2924/00
    • PROBLEM TO BE SOLVED: To provide a semiconductor device which can cope with the case when various circuits such as a signal processing circuit and a high power circuit are mixed and mounted in one chip, and can suppress thickening of a SOI (Silicon On Insulator) layer. SOLUTION: A SOI substrate 4 is used, and a SOI layer 1 is formed as a low power circuit portion R1 and a support layer 2 is formed as a high power circuit portion R2. Accordingly, the thickness of the SOI layer 1 is determined in consideration of formation of the low power circuit portion R1 without considering the withstand voltage and the like of the high power circuit portion R2. Consequently, well layers have no boundary, compared with a case where a well layer is formed in a thick SOI layer, so that a parasitic capacitor can be eliminated and the increase in energy consumption and the reduction in calculation speed caused by the parasitic capacitor can be prevented. On the other hand, since the high power circuit portion R2 is formed in the support layer 2 having sufficient thickness, the withstand voltage and the like can be secured. COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:提供一种能够应对诸如信号处理电路和高功率电路的各种电路混合并安装在一个芯片中的情况的半导体器件,并且可以抑制SOI的增厚(硅 绝缘体)层。 解决方案:使用SOI衬底4,并且形成SOI层1作为低功率电路部分R1,并且形成支撑层2作为高功率电路部分R2。 因此,考虑到低功率电路部分R1的形成而不考虑高功率电路部分R2的耐压等来确定SOI层1的厚度。 因此,与在厚SOI层中形成阱层的情况相比,阱层没有边界,从而可以消除寄生电容器,并且由寄生电容器引起的能量消耗的增加和计算速度的降低可以 被阻止 另一方面,由于高功率电路部分R2形成在具有足够厚度的支撑层2中,所以可以确保耐电压等。 版权所有(C)2009,JPO&INPIT
    • 24. 发明专利
    • Semiconductor device and manufacturing method thereof
    • 半导体器件及其制造方法
    • JP2009076848A
    • 2009-04-09
    • JP2008106014
    • 2008-04-15
    • Denso Corp株式会社デンソー
    • AKAGI NOZOMIKITAMURA YASUHIROFUJII TETSUO
    • H01L21/76H01L21/762H01L21/8234H01L27/06H01L27/08H01L27/088H01L27/12H01L29/78H01L29/786
    • PROBLEM TO BE SOLVED: To provide a method for manufacturing a semiconductor device that prevents the generation of cracks or steps and falling-off of element forming regions while having an element isolation structure. SOLUTION: After forming a desired element, a thermally-oxidized film 8, electrodes 9, 11, an interlayer insulating film 10 or the like from the surface side of a wafer substrate 2, the rear-face side of the wafer substrate 2 is polished so as to reduce the thickness of the wafer substrate 2. Then, each trench 3, reaching the surface of the wafer substrate 2, is formed from the rear-face side of the wafer substrate 2 so as to form an insulating layer 4 inside each trench 3. In a film-thinning process, polishing for film-thinning can be merely applied to the face made of the wafer substrate. Thus, it is possible to uniformly reduce the thickness of the rear face of the wafer substrate 2 while preventing the generation of cracks or steps. Further, even if each trench 3 is formed, regions of the wafer substrate 2 maintain a state of being connected with each other via the thermally-oxidized film 8 or the like formed on the surface of the wafer substrate 2. Consequently, it is also possible to prevent the problem of falling-off of element forming regions 5. COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:提供一种制造半导体器件的方法,该半导体器件在具有元件隔离结构的同时防止产生元件形成区域的裂纹或台阶和脱落。 解决方案:从晶片基板2的表面侧,晶片基板的背面侧形成热氧化膜8,电极9,11,层间绝缘膜10等之后, 对晶片基板2的厚度进行研磨以减小晶片基板2的厚度。然后,从晶片基板2的背面侧形成到达晶片基板2的表面的各沟槽3,以形成绝缘层 在薄膜稀化过程中,用于薄膜稀化的抛光可以仅仅施加到由晶片衬底制成的面上。 因此,可以在防止产生裂缝或台阶的同时均匀地减小晶片基板2的背面的厚度。 此外,即使形成每个沟槽3,晶片衬底2的区域通过形成在晶片衬底2的表面上的热氧化膜8等保持彼此连接的状态。因此,也是 可能防止元件形成区域5脱落的问题。版权所有(C)2009,JPO&INPIT
    • 26. 发明专利
    • Diode and its manufacturing method
    • 二极管及其制造方法
    • JP2008205297A
    • 2008-09-04
    • JP2007041170
    • 2007-02-21
    • Denso Corp株式会社デンソー
    • KATO HISATOFUJII TETSUO
    • H01L29/861H01L21/329H01L21/822H01L27/04H01L27/06
    • PROBLEM TO BE SOLVED: To provide an inexpensive diode which secures high ESD resistance and is easy to manufacture, and its manufacturing method.
      SOLUTION: The diode 101 is formed by forming an LOCOS oxide film 20 on the semiconductor substrate 11 of a first conductivity type, forming a second conductivity type impurity diffusion region 30 at the surface layer part of the semiconductor substrate 11 under the LOCOS oxide film 20, and forming a PN junction face at the boundary surface of the semiconductor substrate 11 of the first conductivity type and the second conductivity type impurity diffusion region 30. The PN junction face positioned right below the LOCOS oxide film 20 is formed so as to reach the depth ≥5 μm from the surface of the semiconductor substrate 11.
      COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供确保高耐ESD性且易于制造的廉价的二极管及其制造方法。 解决方案:二极管101通过在第一导电类型的半导体衬底11上形成LOCOS氧化物膜20形成,在LOCOS下的半导体衬底11的表面层部分形成第二导电型杂质扩散区30 氧化膜20,并且在第一导电类型的半导体衬底11和第二导电类型杂质扩散区30的边界面处形成PN结面。位于LOCOS氧化物膜20正下方的PN结面形成为 从半导体衬底11的表面达到≥5μm的深度。版权所有(C)2008,JPO&INPIT
    • 27. 发明专利
    • Semiconductor device, and method for producing the same
    • 半导体器件及其制造方法
    • JP2008135795A
    • 2008-06-12
    • JP2008054386
    • 2008-03-05
    • Denso Corp株式会社デンソー
    • FUJII TETSUOFUKADA TSUYOSHIAO KENICHIYOSHIHARA SHINJIINOMATA SUMITOMOMUTO KOJI
    • H01L21/301
    • H01L2224/45144H01L2224/48465H01L2224/73265H01L2924/16235H01L2924/00
    • PROBLEM TO BE SOLVED: To provide a method for producing a semiconductor device which is capable of preventing contamination to chips because of remaining of dicing scraps of a protective sheet and release of the protective sheet, when a semiconductor wafer covered with the protective sheet is cut into the chips by dicing. SOLUTION: The method includes steps of: fixing a protective sheet 1 to a jig 4 at the surface opposite to a surface covering a semiconductor wafer 11; removing regions of the protective sheet corresponding to regions where dicing-cut is to be performed, while fixing the protective sheet 1 to the jig 4; then, bonding the protective sheet 1 and one surface of the semiconductor wafer 11 together while fixing the protective sheet 1 to the jig 4, and removing the jig 4 from the protective sheet 1; and subsequently cutting into chips the semiconductor wafer 11 to which the protective sheet 1 is bonded by dicing along the grooves 6 that are the removed regions of the protective sheet 1. COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供一种半导体器件的制造方法,该半导体器件能够防止由于保护片的切割屑的残留和保护片的释放而导致的芯片的污染,当用保护膜覆盖的半导体晶片 片通过切割切成芯片。 解决方案:该方法包括以下步骤:将保护片1固定在与覆盖半导体晶片11的表面相对的表面上的夹具4; 在将保护片1固定到夹具4的同时,去除与要进行切割的区域对应的保护片的区域; 然后,将保护片1和半导体晶片11的一个表面粘合在一起,同时将保护片1固定到夹具4上,并将夹具4从保护片1上取下; 然后沿着作为保护片1的去除区域的槽6通过切割将切割保护片1的半导体晶片11切割成芯片。版权所有(C)2008,JPO&INPIT
    • 29. 发明专利
    • Method of producing thermal type flow sensor
    • 生产热流型传感器的方法
    • JP2007286007A
    • 2007-11-01
    • JP2006116826
    • 2006-04-20
    • Denso Corp株式会社デンソー
    • ISOBE YOSHIHIKOFUJII TETSUOKAWASAKI EIJI
    • G01F1/69G01F1/692
    • PROBLEM TO BE SOLVED: To provide a method of producing a thermal type flow sensor capable of abolishing a level difference of semiconductor layer configuring heaters and preventing degradation of sensor properties. SOLUTION: A part except for a division comprising heater pattern out of SOI layers in the SOI substrate used for formation of a thermal type flow sensor S1 is selectively oxidized to form silicon oxide film 13 around the heater pattern. In other words, the silicon oxide film 13 of almost same thickness as the heater pattern is placed around the heaters 15a and 15b corresponding to the heater pattern, the thermometers 16a and 16b measuring ambient temperature and the wiring layers 17a to 17f. Thereby, the level difference of the heater pattern can be abolished and causes of degradation of sensor properties become possible to abolish, resulting from adhesion of contaminated material at the level difference divisions and emergence of peeling due to collision by a foregin matter. COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供一种能够消除构成加热器的半导体层的电平差并防止传感器特性劣化的热式流量传感器的方法。 解决方案:除了用于形成热型流量传感器S1的SOI衬底中的SOI层之外的包括加热器图案的部分之外的部分被选择性地氧化以在加热器图案周围形成氧化硅膜13。 换句话说,与加热器图案相对应的加热器15a和15b周围放置与加热器图案几乎相同厚度的氧化硅膜13,测量环境温度的温度计16a和16b以及布线层17a至17f。 因此,可以消除加热器图案的水平差,并且可以消除由于受到水平差分的污染物质的附着而导致的传感器特性的劣化的原因,并且由于由前体物质的碰撞而出现剥离。 版权所有(C)2008,JPO&INPIT
    • 30. 发明专利
    • Parting method of semiconductor substrate, and semiconductor chip manufactured thereby
    • 半导体衬底的分级方法和制造的半导体芯片
    • JP2007258236A
    • 2007-10-04
    • JP2006077218
    • 2006-03-20
    • Denso CorpHamamatsu Photonics Kk株式会社デンソー浜松ホトニクス株式会社
    • SUGIURA KAZUHIKOTAMURA MUNEOFUJII TETSUOKUNO KOJI
    • H01L21/301B23K26/00B23K26/38B23K101/42
    • PROBLEM TO BE SOLVED: To provide a parting method of a semiconductor substrate for preventing occurrence of particles due to abrasion, and to provide a semiconductor chip manufactured by the dividing method. SOLUTION: A laser head 31 is scanned from outer side compared to an outer peripheral end 21c of the semiconductor substrate 21 along a dividing schedule line DL, and the semiconductor substrate 21 is irradiated with a laser beam L. The condensing point P of the laser beam L is set so that it is formed in a place of depth (d) from the surface 21a of the semiconductor substrate 21. In a region 1, irradiation of the laser beam L is stopped and only a region 2 is irradiated with the laser beam L. Since the condensing points P2 of the laser beam L are not matched in a chamfering part 21b in the region 1, abrasion can be prevented. In the region 2, a reformed region K is appropriately formed in a route in depth (d), where the condensing point P of the laser beam L is scanned. COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供一种用于防止由于磨损而产生颗粒的半导体衬底的分离方法,并提供通过分割方法制造的半导体芯片。

      解决方案:沿着分割时间表线DL,与半导体基板21的外周端21c相比,从外侧扫描激光头31,并且用激光束L照射半导体基板21.聚光点P 激光束L被设定为从半导体基板21的表面21a形成为深度(d)的位置。在区域1中,激光L的照射停止,仅照射区域2 由于激光束L的聚光点P2在区域1中的倒角部分21b中不匹配,所以可以防止磨损。 在区域2中,在扫描激光束L的聚光点P的深度(d)的路线中适当地形成改质区域K. 版权所有(C)2008,JPO&INPIT