专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20090011570A1 METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE 有权
标题翻译：制造半导体器件的方法
公开(公告)号：US20090011570A1
公开(公告)日：2009-01-08
申请号：US12146143
申请日：2008-06-25
申请人： Ichiro Mizushima , Yoshio Ozawa , Takashi Nakao , Akihito Yamamoto , Takashi Suzuki , Masahiro Kiyotoshi , Minako Inukai , Kaori Umezawa , Hiroaki Yamada
发明人： Ichiro Mizushima , Yoshio Ozawa , Takashi Nakao , Akihito Yamamoto , Takashi Suzuki , Masahiro Kiyotoshi , Minako Inukai , Kaori Umezawa , Hiroaki Yamada
IPC分类号： H01L21/76
CPC分类号： H01L21/764
摘要： A method of manufacturing a semiconductor device includes removing a part of a semiconductor substrate to form a protruding portion and a recess portion in a surface area of the semiconductor substrate, forming a first epitaxial semiconductor layer in the recess portion, forming a second epitaxial semiconductor layer on the protruding portion and the first epitaxial semiconductor layer, removing a first part of the second epitaxial semiconductor layer with a second part of the second epitaxial semiconductor layer left to expose a part of the first epitaxial semiconductor layer, and etching the first epitaxial semiconductor layer from the exposed part of the first epitaxial semiconductor layer to form a cavity under the second part of the second epitaxial semiconductor layer.
摘要翻译：一种制造半导体器件的方法包括：去除半导体衬底的一部分以在半导体衬底的表面区域中形成突出部分和凹陷部分，在凹部中形成第一外延半导体层，形成第二外延半导体层在所述突出部分和所述第一外延半导体层上，用所述第二外延半导体层的第二部分去除所述第二外延半导体层的第一部分，以露出所述第一外延半导体层的一部分，并且蚀刻所述第一外延半导体层从第一外延半导体层的暴露部分形成在第二外延半导体层的第二部分下面的空腔。

12. 发明授权

US07425156B2 Connector structure 有权
标题翻译：连接器结构
公开(公告)号：US07425156B2
公开(公告)日：2008-09-16
申请号：US11196265
申请日：2005-08-04
申请人： Akemi Maebashi , Hiroaki Yamada
发明人： Akemi Maebashi , Hiroaki Yamada
IPC分类号： H01R13/66
CPC分类号： H01R13/6608 , H01R13/506
摘要： Circuit members and electrical parts, connected to the circuit members, are mounted within a pair of division housings and terminals, extending from the circuit members, project outwardly from the division housings, and the two division housings are joined together to form a connector. Walls of the pair of division housings are alternately superposed together. An opening is formed in an outer wall of each of the two division housings, and the circuit members are exposed through the opening. The electrical parts, mounted within the two division housings, are arranged alternately. The pair of division housings, jointed together, are received within a case, and the case has a hood portion for the connector.
摘要翻译：连接到电路构件的电路部件和电气部件安装在从电路部件延伸的一对分隔壳体和端子中，从分隔壳体向外突出，并且两个分隔壳体连接在一起以形成连接器。一对分隔壳体的壁交替重叠在一起。在两个分隔壳体的每一个的外壁上形成开口，并且电路构件通过开口露出。安装在两个分隔壳体内的电气部件交替布置。接合在一起的一对分割壳体被容纳在壳体内，并且壳体具有用于连接器的罩部分。

13. 发明申请

US20060146829A1 Network system, nodes connected thereto and data communication method using same 审中-公开
标题翻译：网络系统，连接的节点和使用它的数据通信方法
公开(公告)号：US20060146829A1
公开(公告)日：2006-07-06
申请号：US11323648
申请日：2005-12-29
申请人： Hiroaki Yamada
发明人： Hiroaki Yamada
IPC分类号： H04L12/56 , H04J3/26
CPC分类号： H04L49/901 , H04L12/18 , H04L12/417 , H04L49/90
摘要： A plurality of nodes are connected to a network and share data among them to form a network system. Each node has a communication interface for transmission and reception of data by full duplex transmission through the network and a virtual memory for storing data to be transmitted. Multicast addresses are set to the data to be transmitted in units of frames, and the communication interface serves to transmit data by multicast together with their corresponding multicast addresses. Each node, when data to be received thereby are set, serves to store one or more of multicast addresses of frames containing data to be transmitted from other nodes by multicast and to be received thereby. The communication interface of each node, when receiving frames transmitted by multicast, serves to copy the data of those of the received frames having a multicast address that matches one of the stored multicast addresses and to discard frames with a multicast address that does not match any of the stored multicast addresses.
摘要翻译：多个节点连接到网络并在它们之间共享数据以形成网络系统。每个节点具有用于通过网络进行全双工传输来发送和接收数据的通信接口和用于存储要发送的数据的虚拟存储器。组播地址被设置为要以帧为单位发送的数据，并且通信接口用于通过多播与其对应的多播地址一起发送数据。当要被接收的数据被设置时，每个节点用于通过多播来存储包含要从其他节点发送的数据的帧的一个或多个多播地址并由其接收。每个节点的通信接口在接收到通过组播发送的帧时，用于复制具有与所存储的多播地址之一匹配的多播地址的接收帧的数据，并且丢弃具有不匹配任意的多播地址的帧的存储组播地址。

14. 发明申请

US20060131696A1 Semiconductor wafer with ID mark, equipment for and method of manufacturing semiconductor device from them 失效
公开(公告)号：US20060131696A1
公开(公告)日：2006-06-22
申请号：US11350027
申请日：2006-02-09
申请人： Tsunetoshi Arikado , Masao Iwase , Soichi Nadahara , Yuso Udo , Yukihiro Ushiku , Shinichi Nitta , Moriya Miyashita , Junji Sugamoto , Hiroaki Yamada , Hajime Nagano , Katsujiro Tanzawa , Hiroshi Matsushita , Norihiko Tsuchiya , Katsuya Okumura
发明人： Tsunetoshi Arikado , Masao Iwase , Soichi Nadahara , Yuso Udo , Yukihiro Ushiku , Shinichi Nitta , Moriya Miyashita , Junji Sugamoto , Hiroaki Yamada , Hajime Nagano , Katsujiro Tanzawa , Hiroshi Matsushita , Norihiko Tsuchiya , Katsuya Okumura
IPC分类号： H01L29/06 , H01L23/02
CPC分类号： H01L23/544 , H01L2223/54406 , H01L2223/54413 , H01L2223/54433 , H01L2223/54493 , H01L2924/0002 , Y10S438/974 , H01L2924/00
摘要： A semiconductor wafer has a bevel contour formed along the periphery thereof, products formed on the wafer, and an ID mark formed on the bevel contour. The ID mark shows at least the properties, manufacturing conditions, and test results of the products.

15. 发明授权

US07057259B2 Semiconductor wafer with ID mark, equipment for and method of manufacturing semiconductor device from them 失效
公开(公告)号：US07057259B2
公开(公告)日：2006-06-06
申请号：US10101337
申请日：2002-03-20
申请人： Tsunetoshi Arikado , Masao Iwase , Soichi Nadahara , Yuso Udo , Yukihiro Ushiku , Shinichi Nitta , Moriya Miyashita , Junji Sugamoto , Hiroaki Yamada , Hajime Nagano , Katsujiro Tanzawa , Hiroshi Matsushita , Norihiko Tsuchiya , Katsuya Okumura
发明人： Tsunetoshi Arikado , Masao Iwase , Soichi Nadahara , Yuso Udo , Yukihiro Ushiku , Shinichi Nitta , Moriya Miyashita , Junji Sugamoto , Hiroaki Yamada , Hajime Nagano , Katsujiro Tanzawa , Hiroshi Matsushita , Norihiko Tsuchiya , Katsuya Okumura
IPC分类号： H01L29/06
CPC分类号： H01L23/544 , H01L2223/54406 , H01L2223/54413 , H01L2223/54433 , H01L2223/54493 , H01L2924/0002 , Y10S438/974 , H01L2924/00
摘要： A semiconductor wafer has a bevel contour formed along the periphery thereof, products formed on the wafer, and an ID mark formed on the bevel contour. The ID mark shows at least the properties, manufacturing conditions, and test results of the products.

16. 发明授权

US06963684B2 Multi-band arrayed waveguide grating with improved insertion loss and wavelength accuracy 失效
标题翻译：具有改进的插入损耗和波长精度的多波段阵列波导光栅
公开(公告)号：US06963684B2
公开(公告)日：2005-11-08
申请号：US10099565
申请日：2002-03-15
申请人： Jyoti Bhardwaj , David Dougherty , Venkatesan Murali , Hiroaki Yamada
发明人： Jyoti Bhardwaj , David Dougherty , Venkatesan Murali , Hiroaki Yamada
IPC分类号： G02B6/34 , G02B6/35 , G02B6/26
CPC分类号： G02B6/12021 , G02B6/356
摘要： A planar lightwave circuit generalized for handling any given band of multiple bands of a wavelength range, including a first grating element handling a first group of bands; and a second grating element handling a second group of bands. The first and second groups of bands overlap in the wavelength range, and may be spaced apart by a fixed wavelength value. By providing two periodic grating elements handling alternating bands, their free spectral range is allowed to expand, improving their roll-off characteristics. By providing separate inputs for each band, wavelength accuracy can be improved. Device flexibility can be further improved by using switch and interleaver fabrics at the inputs and outputs. The resultant device, generalized to handle any given band within a wavelength range, eliminates the need for separate component design and inventory tracking otherwise necessary.
摘要翻译：广泛用于处理波长范围的多个频带的任何给定频带的平面光波电路，包括处理第一组频带的第一光栅元件; 以及处理第二组频带的第二光栅元件。第一和第二组带在波长范围内重叠，并且可以被固定波长值间隔开。通过提供处理交替频带的两个周期性光栅元件，允许其自由光谱范围扩大，提高其滚降特性。通过为每个频带提供单独的输入，可以提高波长精度。通过在输入和输出端使用交换机和交织器结构，可以进一步提高设备的灵活性。通常用于处理波长范围内的任何给定波段的结果器件消除了对另外必要的单独的部件设计和库存跟踪的需要。

17. 发明授权

US6051790A Wire harness-mounting construction 失效
标题翻译：线束安装结构
公开(公告)号：US6051790A
公开(公告)日：2000-04-18
申请号：US90149
申请日：1998-06-04
申请人： Syunsaku Takeuchi , Hiroaki Yamada
发明人： Syunsaku Takeuchi , Hiroaki Yamada
IPC分类号： B60J5/04 , B60R16/02 , H02G3/22 , H02G3/38 , H02G3/00 , H02G3/24
CPC分类号： B60R16/0207
摘要： In a wire harness-mounting construction of the present invention, a generally L-shaped recess 2, formed in a continuous manner in a door side plate portion A2 and a door inner plate portion A2 of a door frame A, includes a deep groove portion 3 having a deep central bottoms, and a shallow groove portion 4 which is formed shallow around the deep groove portion 3, and receives a grommet cover 11. Amounting member 10 of a generally L-shape, received in the recess 2, includes the grommet cover 11 having an inner member 41 of a rigid material provided therein, and a projection 14 is formed integrally on an abutment surface of the grommet cover held against the door side plate portion A2, and extends generally along a peripheral edge of a frame portion formed on the abutment surface. A Lip-like projection 18 is formed on and extends along a peripheral edge of a peripheral portion 17, and a notch groove 19, communicating with the exterior, is formed in a lowermost portion of the peripheral portion 17.
摘要翻译：在本发明的线束安装结构中，在门框A的门侧板部分A2和门内板部分A2中连续形成的大致L形的凹部2包括深槽部分具有深中心底部的浅沟槽部分4和形成在深槽部分3周围的浅槽部分4，并且容纳索环盖11.容纳在凹槽2中的大致L形的定量构件10包括索环盖11具有设置在其中的刚性材料的内部构件41，并且突起14一体地形成在保持抵靠门侧板部分A2的索环盖的邻接表面上，并且大致沿着形成的框架部分的周边延伸在邻接面上。在周缘部17的周缘部形成有沿着周缘部延伸的唇状突起18，在周边部17的最下部形成有与外部连通的切口槽19。

18. 发明授权

US5940548A Guided-wave circuit with optical characteristics adjusting plate, method for producing it, and apparatus for producing optical characteristics adjusting plate 失效
标题翻译：具有光学特性调整板的导波电路及其制造方法以及光学特性调整板的制造装置
公开(公告)号：US5940548A
公开(公告)日：1999-08-17
申请号：US890653
申请日：1997-07-08
申请人： Hiroaki Yamada , Yasuyuki Inoue , Kazumasa Takada , Seiko Mitachi , Makoto Abe
发明人： Hiroaki Yamada , Yasuyuki Inoue , Kazumasa Takada , Seiko Mitachi , Makoto Abe
IPC分类号： G02B5/30 , G02B6/26 , G02B6/34 , G02F1/225 , G02B6/12
CPC分类号： G02B6/12011 , G02B5/3083 , G02B6/12023 , G02B6/266 , G02B6/29352 , G02B6/2938 , G02B6/29395 , G02F1/225 , G02F2203/20
摘要： A guided-wave circuit with a phase adjusting plate which adjusts optical path length errors, occurring during the manufacture of PLC, by an additional processing performed after the production of the PLC; and a method for producing the guided-wave circuit. A guided-wave circuit with an amplitude adjusting plate which adjusts the amplitude characteristics of light by an additional processing performed after the production of the PLC; and a method for producing the guided-wave circuit. A guided-wave circuit with a birefringence adjusting plate which adjusts the birefringence of light by an additional processing subsequent to the manufacture of the PLC; as well as a method for producing the guided-wave circuit. The guided-wave circuit includes a groove crossing a plurality of waveguides constituting the optical waveguides, a plate having optical characteristics spatially changed so as to adjust the optical characteristics at the intersections of the plate with the optical waveguides when the plate is inserted into the groove, and an adhesive for fixing the plate in the groove. The guided-wave circuit also includes both a phase adjusting plate and an amplitude adjusting plate to achieve further improvement in the optical characteristics. An apparatus for producing these optical characteristics adjusting plates is also included.
摘要翻译：具有相位调整板的导波电路，通过PLC生产后进行的附加处理，调整在PLC制造过程中出现的光程长度误差; 以及制造导波电路的方法。一种具有振幅调节板的导波电路，其通过在生产PLC之后执行的附加处理来调节光的幅度特性; 以及制造导波电路的方法。具有双折射调节板的导波电路，其通过在PLC的制造之后的附加处理来调节光的双折射; 以及制造导波电路的方法。导波电路包括与构成光波导的多个波导交叉的槽，具有空间变化的光学特性的板，以便当板插入槽中时调整板与光波导的相交处的光学特性，以及用于将板固定在凹槽中的粘合剂。导波电路还包括相位调整板和振幅调节板，以进一步提高光学特性。还包括用于制造这些光学特性调节板的装置。

19. 发明授权

US5850356A Simulation apparatus for optimizing sputtering apparatus and simulation method therefor 失效
标题翻译：用于优化溅射装置的仿真设备及其模拟方法
公开(公告)号：US5850356A
公开(公告)日：1998-12-15
申请号：US713495
申请日：1996-09-13
申请人： Hiroaki Yamada , Toshiyuki Ohta , Toshiki Shinmura
发明人： Hiroaki Yamada , Toshiyuki Ohta , Toshiki Shinmura
IPC分类号： C23C14/34 , G06F17/50 , H01L21/00 , H01L21/203 , G06F19/00
CPC分类号： G06F17/5018
摘要： A simulation apparatus for simulating and optimizing a configuration of a sputtering apparatus including a target surface temperature calculating unit for calculating a temperature of a target surface in consideration of cooling of the target, an atom initial velocity calculating unit for calculating an initial velocity of atoms within the target based on the calculated target surface temperature, an ion incidence rate calculating unit for calculating an incidence rate of the incident ions into the target to determine a position at which the incident ions collide against the target, an atom trajectory calculating unit for obtaining trajectories of atoms within the target based on each of calculation results and a sputtered atom ejection angle distribution unit for extracting sputtered atoms based on the calculation results to obtain ejection angle distribution.
摘要翻译：一种用于模拟和优化溅射装置的构造的模拟装置，该溅射装置包括考虑到目标冷却来计算目标表面的温度的目标表面温度计算单元，用于计算目标表面的初始原子速度的原子初始速度计算单元基于计算出的目标表面温度的目标;离子入射率计算单元，用于计算入射到目标物中的入射离子的入射速率，以确定入射离子与目标物碰撞的位置，用于获得轨迹的原子轨迹计算单元基于每个计算结果的靶内的原子和用于根据计算结果提取溅射原子的溅射原子喷射角分布单元以获得喷射角分布。

20. 发明授权

US5135154A Reusable stud welding ferrule containing boron nitride 失效
标题翻译：含有氮化硼的可重复使用的螺柱焊接套圈
公开(公告)号：US5135154A
公开(公告)日：1992-08-04
申请号：US610959
申请日：1990-11-09
申请人： Mikihiko Yoshida , Hiroaki Yamada
发明人： Mikihiko Yoshida , Hiroaki Yamada
IPC分类号： B23K35/36 , B23K9/20 , B23K9/32 , B23K35/02 , B23K35/362 , C04B35/583
CPC分类号： B23K35/0288 , B23K9/208 , B23K9/32
摘要： A welding accessory which includes an arc shield having outer and inner peripheral surfaces such that a weld can be formed within the inner peripheral surface as the arc shield shields the weld form external air during forming of the weld. The arc shield includes a ceramic material having not less than 40 weight % of boron nitride. The arc shield may be formed of a composite of boron nitride and silicon nitride, a composite of boron nitride and alumina nitride, a composite of boron nitride, aluminum and silicon nitride, or a composite of boron nitride and zirconia.
摘要翻译：一种焊接配件，其包括具有外周面和内周面的电弧屏蔽，使得在形成焊缝期间，电弧屏蔽屏蔽焊接形式的外部空气，可以在内周面内形成焊缝。电弧屏蔽包括具有不少于40重量％的氮化硼的陶瓷材料。电弧屏蔽可以由氮化硼和氮化硅的复合材料，氮化硼和氮化铝的复合物，氮化硼，铝和氮化硅的复合物，或氮化硼和氧化锆的复合材料形成。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式