专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US07796423B2 Reconfigurable logic circuit 有权
标题翻译：可重构逻辑电路
公开(公告)号：US07796423B2
公开(公告)日：2010-09-14
申请号：US12339638
申请日：2008-12-19
申请人： Hideyuki Sugiyama , Mizue Ishikawa , Tomoaki Inokuchi , Yoshiaki Saito , Tetsufumi Tanamoto
发明人： Hideyuki Sugiyama , Mizue Ishikawa , Tomoaki Inokuchi , Yoshiaki Saito , Tetsufumi Tanamoto
IPC分类号： G11C11/00
CPC分类号： H03K19/1733 , G11C11/161 , G11C11/1675 , G11C11/1697
摘要： It is made possible to provide a reconfigurable logic circuit with which high integration can be achieved. A reconfigurable logic circuit includes: a multiplexer which includes a plurality of spin MOSFETs each having a source and drain containing a magnetic material, and a selecting portion including a plurality of MOSFETs and selecting a spin MOSFET from the plurality of spin MOSFETs, based on control data transmitted from control lines; a determining circuit which determines whether magnetization of the magnetic material of the source and drain of a selected spin MOSFET, which is selected by the selecting portion, is in a first state or in a second state; and a first and second write circuits which put the magnetization of the magnetic material of the source and drain of the selected spin MOSFET into the second and first states respectively by supplying a write current flowing between the source and drain of the selected spin MOSFET.
摘要翻译：可以提供可实现高集成度的可重构逻辑电路。可重配置逻辑电路包括：多路复用器，其包括多个自旋MOSFET，每个具有包含磁性材料的源极和漏极，以及包括多个MOSFET的选择部分，并且基于控制从多个自旋MOSFET中选择自旋MOSFET 从控制线传输的数据; 确定电路，其确定由选择部分选择的所选择的自旋MOSFET的源极和漏极的磁性材料的磁化是处于第一状态还是处于第二状态; 以及第一和第二写入电路，其通过提供在选定的自旋MOSFET的源极和漏极之间流动的写入电流，将所选自旋MOSFET的源极和漏极的磁性材料的磁化分别置于第二和第一状态。

12. 发明申请

US20130076551A1 ANALOG-TO-DIGITAL CONVERTER 失效
标题翻译：模拟数字转换器
公开(公告)号：US20130076551A1
公开(公告)日：2013-03-28
申请号：US13535118
申请日：2012-06-27
申请人： Takao MARUKAME , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
发明人： Takao MARUKAME , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
IPC分类号： H03M1/36
CPC分类号： H03M1/1061 , H03F3/45183 , H03F2203/45391 , H03F2203/45392 , H03F2203/45674 , H03K5/2481 , H03M1/365
摘要： According to an embodiment, an analog-to-digital converter includes a voltage generating unit to generate comparative voltages; and comparators. Each comparator compares any one of the comparative voltages with an analog input voltage and output a digital signal. Each comparator includes a differential pair circuit to detect a potential difference between two inputs. The differential pair circuit includes first and second circuit portions. The first circuit portion includes a first transistor having a gate to which one input is supplied; and a resistor connected in series with the first transistor. The second circuit portion includes a second transistor having a gate to which the other input is supplied and forms a differential pair with the first transistor; and a variable resistor connected in series with the second transistor. The variable resistor includes variable resistive elements each having a resistance value variably set according to a control signal.
摘要翻译：根据实施例，模数转换器包括产生比较电压的电压产生单元; 和比较者。每个比较器将比较电压中的任何一个与模拟输入电压进行比较，并输出数字信号。每个比较器包括用于检测两个输入之间的电位差的差分对电路。差分对电路包括第一和第二电路部分。第一电路部分包括具有一个输入端的栅极的第一晶体管; 以及与第一晶体管串联连接的电阻器。第二电路部分包括第二晶体管，其具有提供另一输入的栅极，并与第一晶体管形成差分对; 以及与第二晶体管串联连接的可变电阻器。可变电阻器包括可变电阻元件，每个电阻元件具有根据控制信号可变地设置的电阻值。

13. 发明授权

US08681034B2 Analog-to-digital converter for dividing reference voltage using plural variable resistors 失效
标题翻译：用于使用多个可变电阻器分压参考电压的模数转换器
公开(公告)号：US08681034B2
公开(公告)日：2014-03-25
申请号：US13536085
申请日：2012-06-28
申请人： Takao Marukame , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
发明人： Takao Marukame , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
IPC分类号： H03M1/34
CPC分类号： H03M1/1061 , H01L27/22 , H01L43/08 , H03M1/365
摘要： According to an embodiment, an analog-to-digital converter includes a voltage generating unit, and a plurality of comparators. The voltage generating unit is configured to divide a reference voltage by a plurality of variable resistors to generate a plurality of comparative voltages. Each of the plurality of comparator is configured to compare any one of the plurality of comparative voltages with an analog input voltage and output a digital signal based on a result of a comparison between the comparative voltage and the analog input voltage. Each of the plurality of variable resistors includes a plurality of variable resistive elements that are connected in series, and each of the plurality of variable resistive elements has a resistance value that is variably set according to an external signal.
摘要翻译：根据实施例，模数转换器包括电压产生单元和多个比较器。电压产生单元被配置为通过多个可变电阻器分压参考电压以产生多个比较电压。多个比较器中的每一个被配置为将多个比较电压中的任何一个与模拟输入电压进行比较，并且基于比较电压和模拟输入电压之间的比较结果输出数字信号。多个可变电阻器中的每一个包括串联连接的多个可变电阻元件，并且多个可变电阻元件中的每一个具有根据外部信号可变地设置的电阻值。

14. 发明授权

US08681033B2 Analog-to-digital converter including differential pair circuit 失效
标题翻译：模数转换器包括差分对电路
公开(公告)号：US08681033B2
公开(公告)日：2014-03-25
申请号：US13535118
申请日：2012-06-27
申请人： Takao Marukame , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
发明人： Takao Marukame , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
IPC分类号： H03M1/34
CPC分类号： H03M1/1061 , H03F3/45183 , H03F2203/45391 , H03F2203/45392 , H03F2203/45674 , H03K5/2481 , H03M1/365
摘要： According to an embodiment, an analog-to-digital converter includes a voltage generating unit to generate comparative voltages; and comparators. Each comparator compares any one of the comparative voltages with an analog input voltage and output a digital signal. Each comparator includes a differential pair circuit to detect a potential difference between two inputs. The differential pair circuit includes first and second circuit portions. The first circuit portion includes a first transistor having a gate to which one input is supplied; and a resistor connected in series with the first transistor. The second circuit portion includes a second transistor having a gate to which the other input is supplied and forms a differential pair with the first transistor; and a variable resistor connected in series with the second transistor. The variable resistor includes variable resistive elements each having a resistance value variably set according to a control signal.
摘要翻译：根据实施例，模数转换器包括产生比较电压的电压产生单元; 和比较者。每个比较器将比较电压中的任何一个与模拟输入电压进行比较，并输出数字信号。每个比较器包括用于检测两个输入之间的电位差的差分对电路。差分对电路包括第一和第二电路部分。第一电路部分包括具有一个输入端的栅极的第一晶体管; 以及与第一晶体管串联连接的电阻器。第二电路部分包括第二晶体管，其具有提供另一输入的栅极，并与第一晶体管形成差分对; 以及与第二晶体管串联连接的可变电阻器。可变电阻器包括可变电阻元件，每个电阻元件具有根据控制信号可变地设置的电阻值。

15. 发明申请

US20130076550A1 ANALOG-TO-DIGITAL CONVERTER 失效
标题翻译：模拟数字转换器
公开(公告)号：US20130076550A1
公开(公告)日：2013-03-28
申请号：US13536085
申请日：2012-06-28
申请人： Takao MARUKAME , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
发明人： Takao MARUKAME , Tetsufumi Tanamoto , Atsuhiro Kinoshita , Tomoaki Inokuchi , Masamichi Suzuki , Yoshiaki Saito
IPC分类号： H03M1/34
CPC分类号： H03M1/1061 , H01L27/22 , H01L43/08 , H03M1/365
摘要： According to an embodiment, an analog-to-digital converter includes a voltage generating unit, and a plurality of comparators. The voltage generating unit is configured to divide a reference voltage by a plurality of variable resistors to generate a plurality of comparative voltages. Each of the plurality of comparator is configured to compare any one of the plurality of comparative voltages with an analog input voltage and output a digital signal based on a result of a comparison between the comparative voltage and the analog input voltage. Each of the plurality of variable resistors includes a plurality of variable resistive elements that are connected in series, and each of the plurality of variable resistive elements has a resistance value that is variably set according to an external signal.
摘要翻译：根据实施例，模数转换器包括电压产生单元和多个比较器。电压产生单元被配置为通过多个可变电阻器分压参考电压以产生多个比较电压。多个比较器中的每一个被配置为将多个比较电压中的任何一个与模拟输入电压进行比较，并且基于比较电压和模拟输入电压之间的比较结果输出数字信号。多个可变电阻器中的每一个包括串联连接的多个可变电阻元件，并且多个可变电阻元件中的每一个具有根据外部信号可变地设置的电阻值。

16. 发明授权

US08294489B2 Programmable logic circuit 有权
标题翻译：可编程逻辑电路
公开(公告)号：US08294489B2
公开(公告)日：2012-10-23
申请号：US12404606
申请日：2009-03-16
申请人： Tetsufumi Tanamoto , Hideyuki Sugiyama , Kazutaka Ikegami , Yoshiaki Saito
发明人： Tetsufumi Tanamoto , Hideyuki Sugiyama , Kazutaka Ikegami , Yoshiaki Saito
IPC分类号： H03K19/177
CPC分类号： H03K19/1776 , G11C13/0002 , H03K19/17764 , H03K19/1778 , H03K19/17784 , H03K19/18
摘要： A programmable logic circuit includes: an input circuit configured to receive a plurality of input signals; and a programmable cell array including a plurality of unit programmable cells arranged in a matrix form, each of the unit programmable cells including a first memory circuit of resistance change type including a first transistor and a second memory circuit of resistance change type including a second transistor, the first and second memory circuits connected in parallel, each gate of the first transistors on same row respectively receiving one input signal, each gate of the second transistors on same row receiving an inverted signal of the one input signal, output terminals of the first and second memory circuits on same column being connected to a common output line.
摘要翻译：可编程逻辑电路包括：输入电路，被配置为接收多个输入信号; 以及包括以矩阵形式布置的多个单元可编程单元的可编程单元阵列，每个单元可编程单元包括电阻改变型的第一存储器电路，包括第一晶体管和包括第二晶体管的电阻变化型的第二存储器电路并联连接的第一和第二存储器电路，同一行上的第一晶体管的每个栅极分别接收一个输入信号，同一行上的第二晶体管的每个栅极接收一个输入信号的反相信号，第一个输出端的输出端并且同一列上的第二存储器电路连接到公共输出线。

17. 发明授权

US07653855B2 Random number test circuit, random number generation circuit, semiconductor integrated circuit, IC card and information terminal device 有权
标题翻译：随机数测试电路，随机数生成电路，半导体集成电路，IC卡和信息终端设备
公开(公告)号：US07653855B2
公开(公告)日：2010-01-26
申请号：US11875360
申请日：2007-10-19
申请人： Shinichi Yasuda , Shinobu Fujita , Koichi Fujisaki , Tetsufumi Tanamoto , Keiko Abe
发明人： Shinichi Yasuda , Shinobu Fujita , Koichi Fujisaki , Tetsufumi Tanamoto , Keiko Abe
IPC分类号： G01R31/28 , G06F11/00
CPC分类号： G06F7/58 , G01R31/3181
摘要： A random number test circuit includes a counting unit to count number of repetitions of a certain-value bit in a random number sequence, the repetitions occurring in series, a detecting unit to detect a plurality of numbers corresponding to a kind of bits in the random number sequence, and a determining unit to determine whether the random number sequence is normal, based on the numbers.
摘要翻译：随机数测试电路包括：计数单元，用于对随机数序列中的特定值比特的重复次数进行计数，串联发生的重复;检测单元，用于检测与随机数中的比特种类对应的多个数字数字序列，以及基于该数字确定随机数序列是否正常的确定单元。

18. 发明申请

US20090309646A1 RANDOM NUMBER GENERATION DEVICE 审中-公开
标题翻译：随机数生成装置
公开(公告)号：US20090309646A1
公开(公告)日：2009-12-17
申请号：US12391640
申请日：2009-02-24
申请人： Shigeki KOBAYASHI , Ken Uchida , Shinobu Fujita , Tetsufumi Tanamoto
发明人： Shigeki KOBAYASHI , Ken Uchida , Shinobu Fujita , Tetsufumi Tanamoto
IPC分类号： G06G7/12 , H01L27/088
CPC分类号： H01L29/1054 , G06F7/588 , H01L21/823807 , H01L27/088 , H01L29/7843 , H03K3/84
摘要： A random number generation device includes: a first source region; a first drain region; a first channel region provided between the first source region and the first drain region; a first insulating film provided on the first channel region; and a first gate electrode provided on the first insulating film. The first insulating film has a trap capturing and releasing a charge, and a tensile or compressive stress is applied in a direction of a gate length to at least one of the first channel region and the first insulating film.
摘要翻译：随机数生成装置包括：第一源区域; 第一漏区; 设置在所述第一源极区域和所述第一漏极区域之间的第一沟道区域; 设置在所述第一沟道区上的第一绝缘膜; 以及设置在第一绝缘膜上的第一栅电极。第一绝缘膜具有陷阱捕获和释放电荷，并且在栅极长度方向上向第一沟道区和第一绝缘膜中的至少一个施加拉伸或压缩应力。

19. 发明申请

US20080256152A1 RANDOM NUMBER GENERATING DEVICE 有权
公开(公告)号：US20080256152A1
公开(公告)日：2008-10-16
申请号：US12143206
申请日：2008-06-20
申请人： Tetsufumi Tanamoto , Shinobu Fujita
发明人： Tetsufumi Tanamoto , Shinobu Fujita
IPC分类号： G06F7/58
CPC分类号： B82Y10/00 , G06F7/588 , H01L29/7888 , H04L9/0861
摘要： The objective is to provide a random number generating device having a smaller circuit size and a smaller value of output bias. The random number generating device includes a pair of first and second current paths arranged in parallel with each other, and a pair of first and second fine particles, which can mutually exchange charges, and are located in the vicinity of the first and second current paths.

20. 发明授权

US08330160B2 Random number generating device 有权
标题翻译：随机数生成装置
公开(公告)号：US08330160B2
公开(公告)日：2012-12-11
申请号：US12143206
申请日：2008-06-20
申请人： Tetsufumi Tanamoto , Shinobu Fujita
发明人： Tetsufumi Tanamoto , Shinobu Fujita
IPC分类号： H01L23/58
CPC分类号： B82Y10/00 , G06F7/588 , H01L29/7888 , H04L9/0861
摘要： The objective is to provide a random number generating device having a smaller circuit size and a smaller value of output bias. The random number generating device includes a pair of first and second current paths arranged in parallel with each other, and a pair of first and second fine particles, which can mutually exchange charges, and are located in the vicinity of the first and second current paths.
摘要翻译：目的是提供具有较小电路尺寸和较小输出偏置值的随机数产生装置。随机数产生装置包括彼此平行布置的一对第一和第二电流路径，以及一对可互相交换电荷并位于第一和第二电流路径附近的第一和第二细颗粒。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式