专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4494186A Automatic data steering and data formatting mechanism 失效
标题翻译：自动数据转向和数据格式化机制
公开(公告)号：US4494186A
公开(公告)日：1985-01-15
申请号：US286444
申请日：1981-07-24
申请人： Gary J. Goss , Richard P. Kelly , Thomas L. Murray, Jr.
发明人： Gary J. Goss , Richard P. Kelly , Thomas L. Murray, Jr.
IPC分类号： G06F5/00 , G06F13/38 , G06F3/00
CPC分类号： G06F13/387 , G06F5/00
摘要： In a data processing system having a plurality of units coupled for the transfer of information therebetween over a common electrical bus or for transferring information via a communication channel to other data processing systems during asynchronously generated information bus transfer cycles, an apparatus exists for reformatting data for transfer over the common electrical bus or via the communication channel. The apparatus is comprised of an eight-way multiplexer responsive to control bits for selecting one of eight different formats during write or read operations to or from a memory. Additionally, during read operations, the apparatus transfers a return address from a unit requesting information to the address bus so that data read from memory may be transferred to the requesting device. The formatting control bit is similarly reformatted from the data bus to the address bus bit.
摘要翻译：在具有多个单元的数据处理系统中，所述多个单元耦合用于通过公共电气总线传递信息，或者用于在异步生成的信息总线传送周期期间经由通信信道将信息传送到其他数据处理系统，存在用于重新格式化数据的设备通过公共电气总线或通过通信信道进行传输。该装置包括一个八路复用器，响应于控制位，用于在从存储器写入或读取操作期间选择八种不同格式之一。此外，在读取操作期间，设备将请求信息的单元的返回地址传送到地址总线，从而可以将从存储器读取的数据传送到请求设备。格式控制位类似地从数据总线重新格式化为地址总线位。

2. 发明授权

US4665482A Data multiplex control facility 失效
标题翻译：数据复用控制设备
公开(公告)号：US4665482A
公开(公告)日：1987-05-12
申请号：US503963
申请日：1983-06-13
申请人： Thomas L. Murray, Jr. , James W. Stonier , Gary J. Goss , Thomas O. Holtey
发明人： Thomas L. Murray, Jr. , James W. Stonier , Gary J. Goss , Thomas O. Holtey
IPC分类号： G06F13/28 , G06F15/167 , G06F3/00 , G06F13/00
CPC分类号： G06F15/167 , G06F13/285
摘要： A data processing system includes a central processing unit (CPU), an input/output microprocessor, a main memory and a number of mass storage controllers. A block of information is transferred between one of the mass storage controllers and main memory during data multiplex control (DMC) cycles. The CPU includes registers which store the address of main memory into which the next data byte is written or read from and the range indicating the number of data bytes remaining to be transferred. Prior to a DMC cycle the CPU stores address and range information in a mailbox location in an I/O RAM and the I/O microprocessor transfers that information to channel table locations in the I/O RAM. For a DMC operation, the I/O microprocessor transfers the address and range information to the mailbox location and transfers the mass storage information to the mass storage controller. It signals a CPU interrupt and issues a read or write order to the mass storage controller. The CPU then retrieves the address and range information from the mailbox location and initiates a DMC cycle.
摘要翻译：数据处理系统包括中央处理单元（CPU），输入/输出微处理器，主存储器和多个大容量存储控制器。在数据多路复用控制（DMC）周期期间，一块信息在大容量存储控制器和主存储器之间传送。 CPU包括存储下一个数据字节被写入或读取的主存储器的地址的寄存器以及指示待传送的数据字节数的范围。在DMC循环之前，CPU将地址和范围信息存储在I / O RAM中的邮箱位置，I / O微处理器将该信息传输到I / O RAM中的通道表位置。对于DMC操作，I / O微处理器将地址和范围信息传送到邮箱位置，并将大容量存储信息传输到大容量存储控制器。它发出CPU中断信号，向大容量存储控制器发出读或写命令。 CPU然后从邮箱位置检索地址和范围信息，并启动DMC循环。

3. 发明授权

US4665481A Speeding up the response time of the direct multiplex control transfer facility 失效
标题翻译：加快直接多路复用控制传输设施的响应时间
公开(公告)号：US4665481A
公开(公告)日：1987-05-12
申请号：US503962
申请日：1983-06-13
申请人： James W. Stonier , Thomas L. Murray, Jr. , Gary J. Goss , Thomas O. Holtey
发明人： James W. Stonier , Thomas L. Murray, Jr. , Gary J. Goss , Thomas O. Holtey
IPC分类号： G06F13/28 , G06F3/00 , G06F13/00
CPC分类号： G06F13/285
摘要： A microprogrammed data processing system includes a central processing unit (CPU), a main memory and a number of mass storage controllers. A block of information is transferred between main memory and one of the mass storage controllers during data multiplex control (DMC) cycles. The main memory stores 2 data bytes in each word location. An input/output RAM stores channel number signals for identifying mass storage controllers. An I/O microprocessor addresses the I/O RAM to read the channel number signals onto the system bus, and a mass storage controller coupled to the system bus responds to the channel number signals to generate a read/write signal. The system responds to a request signal, the read/write signal and a signal indicative of a left or right bit of an addressed location in main memory to generate a plurality of data request signals. A read only memory is addressed in response to the data request signals to read out a plurality of microprograms for processing the data.
摘要翻译：微程序数据处理系统包括中央处理单元（CPU），主存储器和多个大容量存储控制器。在数据多路复用控制（DMC）周期期间，一块信息在主存储器和大容量存储控制器之一之间传送。主存储器在每个字位置存储2个数据字节。输入/输出RAM存储用于识别大容量存储控制器的通道号信号。 I / O微处理器将I / O RAM寻址到系统总线上的通道号信号，耦合到系统总线的大容量存储控制器响应信道号信号以产生读/写信号。系统响应请求信号，读/写信号和指示主存储器中寻址位置的左或右位的信号，以产生多个数据请求信号。响应于数据请求信号寻址只读存储器以读出用于处理数据的多个微程序。

4. 发明授权

US6125436A Symmetric multiprocessing system with unified environment and distributed system functions wherein bus operations related storage spaces are mapped into a single system address space 失效
标题翻译：具有统一环境和分布式系统功能的对称多处理系统，其中总线操作相关的存储空间映射到单个系统地址空间
公开(公告)号：US6125436A
公开(公告)日：2000-09-26
申请号：US855810
申请日：1997-05-12
申请人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F. Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner
发明人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F. Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner
IPC分类号： G06F12/08 , G06F13/16 , G06F13/368 , G06F12/00
CPC分类号： G06F13/1657 , G06F12/0831 , G06F13/1689 , G06F13/1694 , G06F13/368
摘要： A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.
摘要翻译：具有统一环境和分布式系统功能的对称多处理系统为系统中的所有功能单元提供统一的地址空间，同时在系统的功能单元上分配各种系统功能的执行，每个功能单元承担其自身方面的责任操作。此外，该系统提供改进的系统总线操作，用于从存储器传输数据。

5. 发明授权

US4945473A Communications controller interface 失效
标题翻译：通信控制器接口
公开(公告)号：US4945473A
公开(公告)日：1990-07-31
申请号：US051084
申请日：1987-05-15
申请人： Thomas O. Holtey , Thomas L. Murray, Jr. , Scott W. Smith , Wayne A. Perzan
发明人： Thomas O. Holtey , Thomas L. Murray, Jr. , Scott W. Smith , Wayne A. Perzan
IPC分类号： G06F13/10 , H04L29/06
CPC分类号： G06F13/10 , H04L29/06
摘要： A communications controller interface for emulating the previous system employing a plurality of line units in which data is transmitted and received. The interface includes a microprocessor-controlled interface control unit having an interface memory having a plurality of addressable storage locations. The interface memory is mapped by dividing it into a number of groups of locations corresponding to the number of communication lines with each group of locations being subdivided into further locations including a location for storage of receive data, a location for storage of transmit data, and a control location. There are a number of control elements each for generating a sequence of signals for different tasks to be performed by the interface control unit. These control elements are interconnected to the interface control unit and to the interface memory so that the multi-line communications unit is able to access different ones of the control locations for updating the status of the lines and further enabling the microprocessor-controlled interface control unit to transfer data to and from the transmit data and receive data locations of the lines in the predetermined sequence consistent with the status.
摘要翻译：一种通信控制器接口，用于仿真先前系统，采用多个发送和接收数据的线路单元。接口包括微处理器控制的接口控制单元，其具有具有多个可寻址存储位置的接口存储器。通过将接口存储器划分成与通信线路数量相对应的多个位置组，将每组位置细分为另外的位置，包括用于存储接收数据的位置，用于存储发送数据的位置，以及控制位置。存在多个控制元件，用于生成用于由接口控制单元执行的不同任务的信号序列。这些控制元件互连到接口控制单元和接口存储器，使得多线通信单元能够访问不同的控制位置以更新线路的状态，并且进一步启用微处理器控制的接口控制单元将数据传输到发送数据和从发送数据传送数据，并以与状态一致的预定顺序接收线路的数据位置。

6. 发明授权

US5522069A Symmetric multiprocessing system with unified environment and distributed system functions 失效
公开(公告)号：US5522069A
公开(公告)日：1996-05-28
申请号：US258750
申请日：1994-06-10
申请人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F. Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner , William S. Wu , Norman J. Rasmussen , Suresh K. Marisetty , Puthiya K. Nizar
发明人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F. Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner , William S. Wu , Norman J. Rasmussen , Suresh K. Marisetty , Puthiya K. Nizar
IPC分类号： G06F12/08 , G06F13/16 , G06F13/368 , G06F13/00
CPC分类号： G06F13/1657 , G06F12/0831 , G06F13/1689 , G06F13/1694 , G06F13/368
摘要： A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.

7. 发明授权

US4965721A Firmware state apparatus for controlling sequencing of processing including test operation in multiple data lines of communication 失效
标题翻译：用于控制包括多个数据通信线路中的测试操作的处理排序的固件状态设备
公开(公告)号：US4965721A
公开(公告)日：1990-10-23
申请号：US32896
申请日：1987-03-31
申请人： Thomas O. Holtey , Thomas L. Murray, Jr. , Wayne A. Perzan , Scott W. Smith
发明人： Thomas O. Holtey , Thomas L. Murray, Jr. , Wayne A. Perzan , Scott W. Smith
IPC分类号： G06F9/46 , G06F13/00 , G06F13/12 , H04Q3/545
CPC分类号： G06F13/124 , H04Q3/54583
摘要： A firmware state apparatus for controlling data transfer on multiple independent data lines between a telephone communications system and computer system. At least one processor having a program counter is employed for control data transfer. A processor memory is associated with the processor and has a plurality of firmware instructions divided into groups based upon the number of predefined states which are required for performing data transfer. Certain groups of instructions include test instructions for evaluating conditions related to the line to control sequencing to a next one of the predefined states. A shared memory has a plurality of locations for line table information for at least one line with at least one location containing a program counter address specifying a starting instruction of a corresponding one of the group of instructions to be executed by the processor. The processor, in response to the group of instructions, performs a designated operation for the line and in particular in response to the test instruction loads a new value corresponding to the starting instruction of the group of instructions of the next state.

8. 发明授权

US06311286B1 Symmetric multiprocessing system with unified environment and distributed system functions 失效
标题翻译：具有统一环境和分布式系统功能的对称多处理系统
公开(公告)号：US06311286B1
公开(公告)日：2001-10-30
申请号：US08258752
申请日：1994-06-10
申请人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner
发明人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner
IPC分类号： G06F926
CPC分类号： G06F13/1657 , G06F12/0831 , G06F13/1689 , G06F13/1694 , G06F13/368
摘要： The invention is directed to a memory controller for use with memory having varying timing characteristics. In particular, the timing characteristics of the various memory devices are determined and used to generate timing signals commensurate with each particular memory device.
摘要翻译：本发明涉及一种与具有不同时序特征的存储器一起使用的存储器控制器。具体地，确定各种存储器件的定时特性并用于产生与每个特定存储器件相称的定时信号。

9. 发明授权

US5809340A Adaptively generating timing signals for access to various memory devices based on stored profiles 失效
标题翻译：基于存储的简档自适应地生成用于访问各种存储器设备的定时信号
公开(公告)号：US5809340A
公开(公告)日：1998-09-15
申请号：US909745
申请日：1997-08-12
申请人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F. Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner , William S. Wu , Norman J. Rasmussen , Suresh K. Marisetty , Puthiya K. Nizar
发明人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F. Joyce , Martin Massucci , Lance J. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner , William S. Wu , Norman J. Rasmussen , Suresh K. Marisetty , Puthiya K. Nizar
IPC分类号： G06F12/08 , G06F13/16 , G06F13/368
CPC分类号： G06F13/1694 , G06F12/0831 , G06F13/1657 , G06F13/1689 , G06F13/368
摘要： Timing calculator means in a computer system are used to adaptively generate an appropriate access signal, to one of a plurality of memory types, based on first and second timing control values, wherein the first timing control value represents information specific to and limited to the start of a memory operation and wherein the second timing control value represents information representing other timing events. That is, the state machine of the present invention requires a distinct starting control value, separate from other timing values, for calculation of appropriate memory access parameters.
摘要翻译：基于第一和第二定时控制值，计算机系统中的定时计算器装置被用于自适应地生成适合多种存储器类型的存取信号，其中第一定时控制值表示特定于并限于开始的信息并且其中所述第二定时控制值表示表示其他定时事件的信息。也就是说，本发明的状态机需要与其他定时值分开的独特的启动控制值，用于计算适当的存储器访问参数。

10. 发明授权

US5956522A Symmetric multiprocessing system with unified environment and distributed system functions 失效
公开(公告)号：US5956522A
公开(公告)日：1999-09-21
申请号：US405510
申请日：1995-03-16
申请人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F Joyce , Martin Massucci , Lance T. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner
发明人： James F. Bertone , Bruno DiPlacido, Jr. , Thomas F Joyce , Martin Massucci , Lance T. McNally , Thomas L. Murray, Jr. , Chester M. Nibby, Jr. , Michelle A. Pence , Marc Sanfacon , Jian-Kuo Shen , Jeffrey S. Somers , G. Lewis Steiner
IPC分类号： G06F12/08 , G06F13/16 , G06F13/368 , G06F13/00
CPC分类号： G06F13/1657 , G06F12/0831 , G06F13/1689 , G06F13/1694 , G06F13/368
摘要： A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式