专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2016168334A1 NOISE MITIGATION IN RADAR SYSTEMS 审中-公开
标题翻译：雷达系统中的噪声减弱
公开(公告)号：WO2016168334A1
公开(公告)日：2016-10-20
申请号：PCT/US2016/027338
申请日：2016-04-13
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： SUBBURAJ, Karthik , RAMASUBRAMANIAN, Karthik , MURALI, Sriram , SAMALA, Sreekiran , DANDU, Krishnanshu
IPC分类号： G01S7/536
CPC分类号： G01S7/292 , G01S7/023 , G01S7/038 , G01S7/354 , G01S7/414 , G01S13/003 , G01S13/04 , G01S13/343 , G01S13/88 , G01S2007/356 , G01S2007/358
摘要： In described examples, a noise-mitigated continuous-wave frequency-modulated radar (200) includes a transmitter (202) for generating a radar signal, a receiver (204) for receiving a reflected radar signal (232) and including a mixer (262, 263) for generating a baseband signal in response to the received radar signal (232) and in response to a local oscillator (LO) (210) signal, and a signal shifter (212, 299, 284, 288) coupled to at least one of the transmitter (202), LO input of the mixer (262, 263) in the receiver (204) and the baseband signal generated by the mixer (262, 263). The impact of amplitude noise or phase noise associated with interferers, such as strong reflections from nearby objects and electromagnetic coupling from transmit antenna (230) to receive antenna (240), on the detection of other surrounding objects is reduced by configuring the signal shifter (212, 299, 284, 288) in response to an interferer frequency and phase offset.
摘要翻译：在所描述的示例中，噪声缓解的连续波频率调制雷达（200）包括用于产生雷达信号的发射机（202），用于接收反射的雷达信号（232）的接收机（204），并且包括混频器，263），用于响应于所接收的雷达信号（232）和响应于本地振荡器（LO）（210）信号而产生基带信号，以及信号移位器（212,29,284,288），至少耦合到发送器（202）中的一个，接收器（204）中的混频器（262,263）的LO输入和由混频器（262,263）生成的基带信号之一。与干扰源相关联的振幅噪声或相位噪声（例如来自附近物体的强烈反射）和从发射天线（230）到接收天线（240）的电磁耦合对其他周围物体的检测的影响通过将信号移位器 212,29,284,288），以响应干扰频率和相位偏移。

2. 发明申请

WO2016164472A1 INTERFERENCE DETECTION IN A FREQUENCY MODULATED CONTINUOUS WAVE (FMCW) RADAR SYSTEM 审中-公开
标题翻译：频率调制连续波（FMCW）雷达系统中的干扰检测
公开(公告)号：WO2016164472A1
公开(公告)日：2016-10-13
申请号：PCT/US2016/026231
申请日：2016-04-06
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： MURALI, Sriram , BHARDWAJ, Sachin , RAMASUBRAMANIAN, Karthik , SUBBURAJ, Karthik , RAO, Sandeep , GINSBURG, Brian, Paul
IPC分类号： G01S13/00 , H04B17/345
CPC分类号： G01S7/352 , G01S7/023 , G01S7/40 , G01S13/32 , G01S13/931
摘要： In described examples, a frequency modulated continuous wave (FMCW) radar system includes a receiver (402) configured to generate a digital intermediate frequency (IF) signal, and an interference monitoring component (422) coupled to the receiver (402) to receive the digital IF signal, in which the interference monitoring component (422) is configured to monitor at least one sub-band in the digital IF signal for interference, and in which the at least one sub-band does not include a radar signal.
摘要翻译：在所描述的示例中，频率调制连续波（FMCW）雷达系统包括被配置为产生数字中频（IF）信号的接收机（402）和耦合到接收机（402）的干扰监测部件（422），以接收数字IF信号，其中干扰监测组件（422）被配置为监视数字IF信号中的至少一个子带用于干扰，并且其中该至少一个子带不包括雷达信号。

3. 发明申请

WO2017117557A1 PROTECTING DATA MEMORY IN A SIGNAL PROCESSING SYSTEM 审中-公开
标题翻译：保护信号处理系统中的数据存储器
公开(公告)号：WO2017117557A1
公开(公告)日：2017-07-06
申请号：PCT/US2016/069562
申请日：2016-12-30
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： RAO, Sandeep , RAMASUBRAMANIAN, Karthik , GINSBURG, Brian, Paul
IPC分类号： G06F12/16 , G06F11/10 , G06F12/02
CPC分类号： G06F11/1076 , G01S7/352 , G01S13/34 , G01S13/42 , G01S13/583 , G01S13/931 , G01S2007/356 , G06F3/0619 , G06F3/064 , G06F3/0673
摘要： In described examples, a signal processing system (1400) includes a data memory component (1426) configured to store values corresponding to signal processing of a digital signal, a plurality of parity bits including a set of group parity bits for each group of memory words of a plurality of groups of memory words in the data memory component (1426), a processor (1444) configured to perform the signal processing of the digital signal and to check the plurality of parity bits for a memory error, and a parity management component (1425) configured to receive an address of a memory word in the data memory component (1426) and a value read from or written to the memory word during the signal processing, the parity management component (1425) configured to update group parity bits in the plurality of parity bits corresponding to the address of the memory word based on the value.
摘要翻译：在所描述的示例中，信号处理系统（1400）包括：数据存储器组件（1426），被配置为存储对应于数字信号的信号处理的值;多个奇偶校验位，包括一组组用于数据存储器组件（1426）中的多组存储器字的每组存储器字的奇偶校验位，处理器（1444），被配置为执行数字信号的信号处理并检查多个奇偶校验位以用于存储器错误，以及奇偶校验管理组件（1425），其被配置为接收数据存储器组件（1426）中的存储器字的地址和在信号处理期间从存储器字读取或写入该存储器字的值，奇偶校验管理组件（1425 ），被配置为基于该值来更新与存储器字的地址对应的多个奇偶校验位中的组奇偶校验位。

4. 发明申请

WO2013082372A1 METHODS AND APPARATUS FOR SPREAD SPECTRUM RECEPTION 审中-公开
标题翻译：用于传播频谱接收的方法和装置
公开(公告)号：WO2013082372A1
公开(公告)日：2013-06-06
申请号：PCT/US2012/067214
申请日：2012-11-30
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： CHOMAL, Sunil , RAMASUBRAMANIAN, Karthik , TANGUDU, Jawaharlal , MULLUR, Hemanth
IPC分类号： G01S19/03 , G01S19/37
CPC分类号： H04B1/709 , H04B1/7075 , H04B2201/70715
摘要： An integrated circuit for facilitating spread spectrum reception of data having a data bit period includes an hypothesis search circuit (120, 210, 220) operable to correlate a pseudorandom code with a signal input based on a received signal to produce correlation results, and a processor circuit (320) operable to coherently integrate the correlation results over plural sample windows (PreD1, PreD2) staggered relative to each other in the coherent integration interval and to non- coherently combine the coherently integrated results corresponding to the plural sample windows (PreD1, PreD2) to produce a received signal output, whereby enhancing performance. Other circuits, receivers and processes are also disclosed.
摘要翻译：一种用于促进具有数据位周期的数据的扩频接收的集成电路包括可操作以将伪随机码与基于接收信号输入的信号相关联以产生相关结果的假设检索电路（120,210,220），以及处理器电路（320）可操作以在相干积分区间中相对于彼此交错的多个样本窗口（PreD1，PreD2）相干地整合相关结果，并且非相干地组合对应于多个样本窗口的相干整合结果（PreD1，PreD2 ）以产生接收信号输出，从而提高性能。还公开了其他电路，接收器和处理。

5. 发明申请

WO2018027232A8 FAILURE DETECTION IN A RADAR SYSTEM 审中-公开
公开(公告)号：WO2018027232A8
公开(公告)日：2018-02-08
申请号：PCT/US2017/045789
申请日：2017-08-07
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： SUBBURAJ, Karthik , NAYYAR, Jasbir, Singh , RAMASUBRAMANIAN, Karthik
IPC分类号： G01S13/02 , G01S13/34
摘要： In described examples, a radar system includes: a receive channel (104) including a complex baseband; and a processor (106) coupled to the receive channel (104) to receive first digital intermediate frequency (IF) samples from an in-band (I) channel of the complex baseband and corresponding second digital IF samples from a quadrature (Q) channel of the complex baseband. The processor (106) is configured to execute instructions to compute at least one failure metric based on the first digital IF samples and the second digital IF samples.

6. 发明申请

WO2017173446A3 DYNAMIC IQ MISMATCH CORRECTION IN FMCW RADAR 审中-公开
公开(公告)号：WO2017173446A3
公开(公告)日：2017-10-05
申请号：PCT/US2017/025743
申请日：2017-04-03
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： GUPTA, Pankaj , MURALI, Sriram , RAMASUBRAMANIAN, Karthik
IPC分类号： G01S7/40
摘要： In described examples, an FMCW radar receiver (100) includes a LO (102) providing a chirped LO signal (103), an in-phase (I) channel for outputting I-data and a quadrature (Q) channel for outputting Q-data. A dynamic correction parameter generator (140) generates IQ phase correction values (P[n]s) and IQ gain correction values (G[n]s) based on a frequency slope rate of the chirped LO signal (103) for generating during intervals of chirps including a first sequence of P[n]s and G[n]s during a first chirp and a second sequence of P[n]s and G[n]s during a second chirp. An IQ mismatch (IQMM) correction circuit (130) has a first IQMM input coupled to receive the I-data and a second IQMM input receiving the Q-data, and the P[n]s and G[n]s. During the first chirp, the IQMM correction circuit provides first Q'-data and first I'-data. During the second chirp, the IQMM correction circuit provides at least second Q'-data and second I'-data.

7. 发明申请

WO2017127809A1 DIGITAL COMPENSATION FOR MISMATCHES IN A RADAR SYSTEM 审中-公开
标题翻译：雷达系统中不匹配的数字补偿
公开(公告)号：WO2017127809A1
公开(公告)日：2017-07-27
申请号：PCT/US2017/014573
申请日：2017-01-23
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： MURALI, Sriram , SUBBURAJ, Karthik , RAMASUBRAMANIAN, Karthik
IPC分类号： G01S7/40
CPC分类号： G01S7/352 , G01S7/4021 , G01S13/931 , G01S2007/358 , G01S2007/406
摘要： In described examples, a radar system (102) may include: a receive channel (202) configured to receive a reflected signal and to generate a first digital intermediate frequency (IF) signal based on the reflected signal; a reference receive channel (202) configured to receive a reflected signal and to generate a second digital IF signal based on the reflected signal; and digital mismatch compensation circuitry that may include, for each receive channel (202), a programmable digital frequency generator (340, 342, 344, 346), a digital mixer (320, 322, 324, 326), and a mismatch compensation filter (330, 332, 334, 336). The digital mismatch compensation circuitry is configured to process the first digital IF signal and the second digital IF signal to compensate for mismatches between the receive channel (202) and the reference receive channel (202).
摘要翻译：在所描述的示例中，雷达系统（102）可以包括：接收通道（202），被配置为接收反射信号并基于反射信号生成第一数字中频（IF）信号 ; 参考接收通道（202），被配置为接收反射信号并基于反射信号生成第二数字IF信号; 和数字失配补偿电路，该数字失配补偿电路可以包括用于每个接收信道（202）的可编程数字频率发生器（340,342,344,346），数字混频器（320,322,324,326）和失配补偿滤波器（330,332,334,336）。数字失配补偿电路被配置为处理第一数字IF信号和第二数字IF信号以补偿接收信道（202）和参考接收信道（202）之间的失配。

8. 发明申请

WO2016033361A1 IMPROVING THE RANGE RESOLUTION IN FMCW RADARS 审中-公开
标题翻译：改进FMCW雷达中的范围分辨率
公开(公告)号：WO2016033361A1
公开(公告)日：2016-03-03
申请号：PCT/US2015/047260
申请日：2015-08-27
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： RAO, Sandeep , SUBBURAJ, Karthik , GINSBURG, Brian , RAMASUBRAMANIAN, Karthik , TANGUDU, Jawaharlal , BHARDWAJ, Sachin
IPC分类号： G01S13/34 , G01S13/93 , G01S13/48
CPC分类号： G01S13/583 , G01S7/35 , G01S13/343 , G01S2013/9314
摘要： The disclosure provides a radar apparatus (100) for estimating a range of an obstacle. The radar apparatus includes a local oscillator (106) that generates a first ramp segment and a second ramp segment. The first ramp segment and the second ramp segment each include a start frequency, a first frequency and a second frequency. The first frequency of the second ramp segment is equal to or greater than the second frequency of the first ramp segment when a slope of the first ramp segment and a slope of the second ramp segment are equal and positive. The first frequency of the second ramp segment is equal to or less than the second frequency of the first ramp segment when the slope of the first ramp segment and the slope of the second ramp segment are equal and negative.
摘要翻译：本公开提供了一种用于估计障碍物的范围的雷达装置（100）。雷达装置包括产生第一斜坡段和第二斜坡段的本地振荡器（106）。第一斜坡段和第二斜坡段各自包括起始频率，第一频率和第二频率。当第一斜坡段的斜率和第二斜坡段的斜率相等且为正时，第二斜坡段的第一频率等于或大于第一斜坡段的第二频率。当第一斜坡段的斜率和第二斜坡段的斜率相等且为负时，第二斜坡段的第一频率等于或小于第一斜坡段的第二频率。

9. 发明申请

WO2020198290A1 RADAR SYSTEM 审中-公开
公开(公告)号：WO2020198290A1
公开(公告)日：2020-10-01
申请号：PCT/US2020/024586
申请日：2020-03-25
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： SUBBURAJ, Karthik , RAO, Sandeep , MURALI, Sriram , RAMASUBRAMANIAN, Karthik
IPC分类号： G01S13/34 , G01S7/28
摘要： Aspects of the present disclosure provide for a radar system including a radar IC (300) including a timing engine (342), a local oscillator (330), and a modulator (350). The timing engine is configured to generate one or more chirp control signals. The local oscillator is configured to receive the one or more chirp control signals and generate a frame including a first sequence of chirps according to the one or more chirp control signals. The modulator is configured to modulate the first sequence of chirps to generate a second sequence of chirps so the frame includes the first sequence of chirps and the second sequence of chirps offset by a first frequency value.

10. 发明申请

WO2017173446A2 DYNAMIC IQ MISMATCH CORRECTION IN FMCW RADAR 审中-公开
标题翻译： FMCW雷达动态智商错误纠正
公开(公告)号：WO2017173446A2
公开(公告)日：2017-10-05
申请号：PCT/US2017/025743
申请日：2017-04-03
申请人： TEXAS INSTRUMENTS INCORPORATED , TEXAS INSTRUMENTS JAPAN LIMITED
发明人： GUPTA, Pankaj , MURALI, Sriram , RAMASUBRAMANIAN, Karthik
摘要： In described examples, an FMCW radar receiver (100) includes a LO (102) providing a chirped LO signal (103), an in-phase (I) channel for outputting I-data and a quadrature (Q) channel for outputting Q-data. A dynamic correction parameter generator (140) generates IQ phase correction values (P[n]s) and IQ gain correction values (G[n]s) based on a frequency slope rate of the chirped LO signal (103) for generating during intervals of chirps including a first sequence of P[n]s and G[n]s during a first chirp and a second sequence of P[n]s and G[n]s during a second chirp. An IQ mismatch (IQMM) correction circuit (130) has a first IQMM input coupled to receive the I-data and a second IQMM input receiving the Q-data, and the P[n]s and G[n]s. During the first chirp, the IQMM correction circuit provides first Q'-data and first I'-data. During the second chirp, the IQMM correction circuit provides at least second Q'-data and second I'-data.
摘要翻译：在所描述的示例中，FMCW雷达接收器（100）包括提供啁啾LO信号（LO）的LO（102），用于输出I-数据和正交（Q）通道用于输出Q数据。动态校正参数发生器（140）基于在间隔期间产生的啁啾LO信号（103）的频率斜率来产生IQ相位校正值（P [n]）和IQ增益校正值（G [n] 包括在第一啁啾期间的第一序列的P [n]和G [n]，以及在第二啁啾期间的第二序列的P [n]和G [n]的啁啾。 IQ失配校正电路（130）具有耦合以接收I数据的第一IQMM输入和接收Q数据以及P [n]和G [n]的第二IQMM输入。在第一次啁啾期间，IQMM校正电路提供第一个Q'数据和第一个I'数据。在第二次啁啾期间，IQMM校正电路提供至少第二Q'数据和第二I'数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式