会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明申请
    • APPARATUS AND METHOD FOR WAVELENGTH DIVISION MULTIPLEXING
    • 用于波长分割多路复用的装置和方法
    • WO0246803A3
    • 2002-10-10
    • PCT/US0148591
    • 2001-12-07
    • CIRVINE CORPZHAO BIN
    • ZHAO BIN
    • G02B6/34H04J14/02
    • G02B6/2938G02B6/29353G02B6/29355G02B6/29386H04J14/02
    • A dispersion mitigating interleaver assembly has a first unbalanced Mach-Zehnder interferometer (MZI) assembly which includes first and second output ports and which has first tranmission vs. wavelength curve and a first dispersion vs. wavelength curve. The dispersion mitigating interleaver assembly also includes a second unbalanced MZI assmbly which has a second transmission vs. wavelength curve and a second dispersion vs. wavelength curve. The second unbalanced MZI assembly receives an output from one of the first and second output ports of the first unbalanced MZI assembly. The second transmission vs. wavelength curve is substantially the same as the first transmission vs. wavelength curve and the second dispersion vs. wavelength curve is substantially opposite with rspect to the first dispersion vs. wavelength curve, such that dispersion is substantially cancelled by the cooperation of the first and second unbalanced MZI assemblies.
    • 分散减轻交错器组件具有第一不平衡马赫 - 曾德干涉仪(MZI)组件,其包括第一和第二输出端口,并且具有第一传输与波长曲线以及第一色散对波长曲线。 色散减轻交织器组件还包括具有第二透射相对于波长曲线和第二色散相对于波长曲线的第二不平衡MZI组合。 第二不平衡MZI组件从第一不平衡MZI组件的第一和第二输出端口之一接收输出。 第二透射率与波长曲线基本上与第一透射率相对于波长曲线相同,并且第二色散对波长曲线与第一色散相对于波长曲线相比基本相反,使得色散基本上被合作消除 的第一和第二不平衡MZI组件。
    • 7. 发明申请
    • CHANNEL MULTIPLEXER AND DEMULTIPLEXER FOR OPTICAL COMMUNICATIONS
    • 用于光通信的信道复用器和解复用器
    • WO0201773A3
    • 2002-05-23
    • PCT/US0120321
    • 2001-06-25
    • CIRVINE CORPZHAO BIN
    • ZHAO BIN
    • G02B6/34G02B27/28G02F1/01H04B14/06
    • G02B6/29302G02B6/272G02B6/2766G02B6/2773G02B6/29386
    • A low dispersion comb filter or interleaver comprises a first birefringent element assembly (3) having at least one birefringent element (4-6) and a second birefringent element assembly (10) having at least one other birefringent element (11-13). The first birefringent element assembly and the second birefringent element assembly are configured so as to cooperate with one another in a manner which mitigates dispersion of the interleaver. By aligning the polarization directions of the odd channels and the even channels so as to be parallel with respect to another prior to entering the second birefringent element assembly, zero or nearly zero dispersion is obtained simultaneously for both the odd and even channels.
    • 低色散梳状滤波器或交织器包括具有至少一个双折射元件(4-6)的第一双折射元件组件(3)和具有至少一个其他双折射元件(11-13)的第二双折射元件组件(10)。 第一双折射元件组件和第二双折射元件组件被配置为以减轻交织器的扩散的方式相互协作。 通过将奇数通道和偶数通道的偏振方向对齐,以便在进入第二双折射元件组件之前相对于另一个平行,所以对于奇数和偶数通道同时获得零或接近零色散。
    • 8. 发明申请
    • PEAK DETECTION WITH DIGITAL CONVERSION
    • 峰值检测与数字转换
    • WO2010120446A3
    • 2011-02-17
    • PCT/US2010028289
    • 2010-03-23
    • FREESCALE SEMICONDUCTOR INCZHAO BIN
    • ZHAO BIN
    • H03M1/12
    • G01R19/2506H05B33/0815H05B33/0827
    • A peak detection/digitization circuit (100) includes a plurality of level detect units (121, 122, 123), each having a comparator (124) and a flip-flop (126) with a clock input responsive to the output of the comparator. For a detection period, each level detect unit configures a data output signal of the flip-flop (126) to a first data state responsive to a start of the detection period. Further, each level detect unit is configured to enable the comparator responsive to the data output signal having the first data state or a second data state, respectively. While the comparator (124) is enabled during the detection period, the level detect unit configures the data output signal of the flip-flop (126) responsive to a comparison of an input signal to a corresponding reference voltage level by the comparator (124). The data output signals of the flip-flops of the level detect units (121, 122, 123) at the end of the detection period are used to determine a digital value representative of a peak voltage level of the input signal.
    • 峰值检测/数字化电路(100)包括多个电平检测单元(121,122,123),每个电平检测单元具有响应于比较器的输出的时钟输入的比较器(124)和触发器(126) 。 对于检测周期,响应于检测周期的开始,每个电平检测单元将触发器(126)的数据输出信号配置为第一数据状态。 此外,每个电平检测单元被配置为使得比较器能够分别响应于具有第一数据状态或第二数据状态的数据输出信号。 当在检测周期期间比较器(124)被使能时,电平检测单元响应于比较器(124)将输入信号与对应的参考电压电平进行比较来配置触发器(126)的数据输出信号, 。 在检测周期结束时,电平检测单元(121,122,123)的触发器的数据输出信号用于确定表示输入信号的峰值电压电平的数字值。
    • 9. 发明申请
    • VOLTAGE UP-CONVERSION CIRCUIT USING LOW VOLTAGE TRANSISTORS
    • 使用低电压晶体管的电压上变换电路
    • WO2007145752A3
    • 2008-10-30
    • PCT/US2007011315
    • 2007-05-10
    • SKYWORKS SOLUTIONS INCZHAO BIN
    • ZHAO BIN
    • G05F1/00
    • H02M3/07
    • According to one exemplary embodiment, a voltage up-conversion circuit includes a modulated voltage generator circuit, where the modulated voltage generator circuit is configured to receive an input voltage and generate a modulated voltage, and where the modulated voltage generator circuit includes at least one transistor. The voltage up- conversion circuit further includes a switching circuit coupled to the modulated voltage generator circuit, where the switching circuit is configured to couple the modulated voltage to a load capacitor when the modulated voltage is at a high level and decouple the modulated voltage to the load capacitor when the modulated voltage is at a low level. In the voltage up- conversion circuit, the load capacitor reaches a voltage greater a breakdown voltage of the at least one transistor in the modulated voltage generator circuit. The breakdown voltage can be a reliability breakdown voltage.
    • 根据一个示例性实施例,电压上变换电路包括调制电压发生器电路,其中调制电压发生器电路被配置为接收输入电压并产生调制电压,并且其中调制电压发生器电路包括至少一个晶体管 。 电压上变换电路还包括耦合到调制电压发生器电路的开关电路,其中开关电路被配置为当调制电压处于高电平时将调制电压耦合到负载电容器,并将调制电压去耦到 当调制电压处于低电平时加载电容。 在电压上变换电路中,负载电容器达到调制电压发生器电路中至少一个晶体管的击穿电压更大的电压。 击穿电压可以是可靠性击穿电压。
    • 10. 发明申请
    • CIRCUIT AND METHOD FOR POWER MANAGEMENT
    • 电源管理电路和方法
    • WO2007149517A3
    • 2008-09-04
    • PCT/US2007014438
    • 2007-06-21
    • SKYWORKS SOLUTIONS INCZHAO BIN
    • ZHAO BIN
    • G06F1/26H03K17/00H03K19/003
    • H03K19/018557H03K17/063H03K17/102H03K17/687
    • A semiconductor network (320) is interposed between first and second multiple-port Interfaces (310, 330) each having high-voltage, intermediate-voltage and ground ports to form a switch assembly The assembly includes a primary switch circuit (342), a support network (344), internal and external-port circuits (343, 345) and internal and external-port control circuits (346, 348) The primary switch circuit (342) is coupled to high-voltage ports of the multiple-port interfaces and to the support network (344) The internal and external-port circuits (343, 345) are coupled to intermediate-voltage ports of the multiple-port interfaces, the internal and external-port control circuits (346, 348) and the support network (344) The internal-port control circuit (346) is coupled to the internal-port circuit (343), the support network (344) and a ground port of a first multiple-port interface The external-port control circuit (348) is coupled to the external-port circuit (345), the support network (344) and a ground port of the second multiple-port interface The assembly has a low-leakage current in both open and closed states when exposed to a range of high voltages.
    • 半导体网络(320)被插入在具有高电压,中间电压和接地端口的第一和第二多端口接口(310,330)之间以形成开关组件。该组件包括初级开关电路(342) 支持网络(344),内部和外部端口电路(343,345)以及内部和外部端口控制电路(346,348)。主开关电路(342)耦合到多端口接口的高电压端口 和支持网络(344)内部和外部端口电路(343,345)耦合到多端口接口的中压端口,内部和外部端口控制电路(346,348)和支撑 网络(344)内部端口控制电路(346)耦合到内部端口电路(343),支持网络(344)和第一多端口接口的接地端口外部端口控制电路(348 )耦合到外部端口电路(345),支持网络 344)和第二多端口接口的接地端口当暴露于一定范围的高电压时,该组件在打开和关闭状态下都具有低漏电流。