专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2006092768A1 ELECTRONIC DEVICE AND A METHOD FOR ARBITRATING SHARED RESOURCES 审中-公开
标题翻译：电子设备和用于分类共享资源的方法
公开(公告)号：WO2006092768A1
公开(公告)日：2006-09-08
申请号：PCT/IB2006/050649
申请日：2006-03-02
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , GOOSSENS, Kees, G., W. , DIELISSEN, John , RADULESCU, Andrei , RIJPKEMA, Edwin , WIELAGE, Paul
发明人： GOOSSENS, Kees, G., W. , DIELISSEN, John , RADULESCU, Andrei , RIJPKEMA, Edwin , WIELAGE, Paul
IPC分类号： H04L12/40
CPC分类号： H04L12/40006 , H04L12/417
摘要： An electronic device is provided comprising a plurality of first shared resources(SRl-SR4) and a plurality of arbiter units (AAUl -AAU4) each for performing an arbitration for at least one of the plurality of shared resources (SRl -SR4). The communication between the arbiter units (AAUl -AAU4) is performed on an asynchronous basis, and the data communication between the first shared resources is performed on an asynchronous basis. Each arbiter unit (AAUl -AAU4) is adapted for sending a first token (T) to at least one neighboring arbiter unit (AAUl -AAU4), and for receiving a second token (T) from at least one neighboring arbiter unit (AAUl -AAU4) to implement a first global notion of time.
摘要翻译：提供一种电子设备，其包括多个第一共享资源（SR1-SR4）和多个仲裁器单元（AAU-A-AU4），每个仲裁单元用于对多个共享资源（SR1-SR4）中的至少一个进行仲裁。仲裁器单元（AAU1〜AU4）之间的通信是在异步的基础上执行的，第一共享资源之间的数据通信是以异步方式执行的。每个仲裁器单元（AAU1 -AAU4）适于向至少一个相邻仲裁器单元（AAU1-AU4）发送第一令牌（T），并且用于从至少一个相邻仲裁器单元（AAU1- AAU4）实施第一个全球时间概念。

2. 发明申请

WO2006018751A1 A METHOD FOR ALLOCATING DATA TO AT LEAST ONE PACKET IN AN INTEGRATED CIRCUIT 审中-公开
标题翻译：一种用于将数据分配到集成电路中的至少一个分组的方法
公开(公告)号：WO2006018751A1
公开(公告)日：2006-02-23
申请号：PCT/IB2005/052512
申请日：2005-07-26
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , DIELISSEN, John , GOOSSENS, Kees, G.,W. , RADULESCU, Andrei , RIJPKEMA, Edwin
发明人： DIELISSEN, John , GOOSSENS, Kees, G.,W. , RADULESCU, Andrei , RIJPKEMA, Edwin
IPC分类号： H04L12/56
CPC分类号： H04L45/00 , H04L47/10 , H04L47/36
摘要： The invention relates to a method for allocating data to at least one packet in an integrated circuit, the integrated circuit comprising a network through which the packet is sent from a first module to at least one second module, the method comprising the step of determining the length of the packet. The length of a packet is determined on basis of dynamically known parameters instead of statically known parameters, which increases flexibility with regard to the allocation of data units to packets. The method of packetization takes into account runtime aspects when determining the length of the packets to be transmitted via the communication channels of the network.
摘要翻译：本发明涉及一种用于向集成电路中的至少一个分组分配数据的方法，所述集成电路包括网络，通过所述网络将分组从第一模块发送到至少一个第二模块，所述方法包括以下步骤：包的长度。分组的长度基于动态已知参数来确定，而不是静态已知的参数，这增加了关于数据单元对分组的分配的灵活性。当确定要通过网络的通信信道发送的分组的长度时，分组化的方法考虑运行时方面。

3. 发明申请

WO2007010461A3 ELECTRONIC DEVICE AND METHOD OF COMMUNICATION RESOURCE ALLOCATION 审中-公开
公开(公告)号：WO2007010461A3
公开(公告)日：2007-01-25
申请号：PCT/IB2006/052411
申请日：2006-07-14
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RIJPKEMA, Edwin , RADULESCU, Andrei , GOOSSENS, Kees, G., W. , DIELISSEN, John
发明人： RIJPKEMA, Edwin , RADULESCU, Andrei , GOOSSENS, Kees, G., W. , DIELISSEN, John
IPC分类号： H04L12/56
摘要： An electronic device is provided, comprising an interconnect means (N) for connecting a plurality of modules (IP; A - D, M) to enable a communication between the modules (IP; A - D, M), wherein communication resources relate to a time division multiple access based on time slots for dividing and sharing an available communication bandwidth. The electronic device furthermore comprises at least one network interface for coupling at least one of the plurality of modules (IP; A - D, M) to the interconnect means (N). The network interface (NI) is adapted to establish at least one connection to at least one further network interface (NI). The at least one connection comprises at least one channel (a d). The at least one network interface (NI) comprises at least one slot table (ST1 - ST11) for reserving time slots for the at least one channel (a-d). The time slots are shared between those channels (a - d) which are associated to the same network interface (NI).

4. 发明申请

WO2006059284A1 DATA PROCESSING SYSTEM AND METHOD FOR CONVERTING AND SYNCHRONISING DATA TRAFFIC 审中-公开
标题翻译：用于转换和同步数据传输的数据处理系统和方法
公开(公告)号：WO2006059284A1
公开(公告)日：2006-06-08
申请号：PCT/IB2005/053971
申请日：2005-11-30
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , GOOSSENS, Kees, G., W. , RADULESCU, Andrei , RIJPKEMA, Edwin
发明人： GOOSSENS, Kees, G., W. , RADULESCU, Andrei , RIJPKEMA, Edwin
IPC分类号： H04Q3/00 , H04L12/56 , G06F15/78
CPC分类号： H04L12/4625 , H04Q3/0016 , H04Q2213/13003 , H04Q2213/13196 , H04Q2213/13204 , H04Q2213/13292 , H04Q2213/13299 , H04Q2213/13322 , H04Q2213/13348 , H04Q2213/1336 , H04Q2213/13392
摘要： The invention relates to a data processing system and a method for synchronizing data traffic. The invention relies on the perception that the lack of synchronization of data traffic is primarily caused by the use of different schemes for reservation of resources. According to the invention, a conversion unit is provided which converts first data into second data, the first data being controlled by a first scheme for reservation of resources and the second data being controlled by a second scheme for reservation of resources. The conversion unit may be referred to as a network-level bridge (NWB). For example, the different schemes for reservation of resources may be based on slot tables, in which case the conversion unit converts the slot assignments for the first data into the slot assignments for the second data.
摘要翻译：本发明涉及数据处理系统和数据业务同步的方法。本发明依赖于数据流量的同步缺乏主要是由于使用不同的资源预留方案造成的。根据本发明，提供了一种转换单元，其将第一数据转换为第二数据，第一数据由用于预留资源的第一方案控制，第二数据由第二方案控制，用于预留资源。转换单元可以被称为网络级桥（NWB）。例如，用于资源预留的不同方案可以基于时隙表，在这种情况下，转换单元将第一数据的时隙分配转换为第二数据的时隙分配。

5. 发明申请

WO2004056051A1 RETURN PATH DERIVATION IN PACKET-SWITCHED NETWORKS 审中-公开
标题翻译：分组交换网络中的返回路径衍生
公开(公告)号：WO2004056051A1
公开(公告)日：2004-07-01
申请号：PCT/IB2003/005261
申请日：2003-11-18
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , GOOSSENS, Kees, G., W. , RIJPKEMA, Edwin , WIELAGE, Paul
发明人： GOOSSENS, Kees, G., W. , RIJPKEMA, Edwin , WIELAGE, Paul
IPC分类号： H04L12/56
CPC分类号： H04L45/00 , H04L45/36
摘要： A network for transporting data consists of a group of two or more nodes, such as switches, routers or computer systems, linked together. Data is transported from a source node to a destination node through the network. In packed-switched networks, small units of data called packets are routed through the network from a source node to a destination node. These packets can also be used to program the network. In some cases it is required that the packet travels the return path to the source node. In the present invention, the return path is derived from information stored in the nodes of the network.
摘要翻译：用于传输数据的网络由两个或更多个节点组成，例如交换机，路由器或计算机系统，链接在一起。数据通过网络从源节点传送到目的地节点。在打包交换网络中，称为数据包的小型数据单元通过网络从源节点路由到目标节点。这些数据包也可用于对网络进行编程。在某些情况下，要求数据包传播到源节点的返回路径。在本发明中，返回路径是从存储在网络节点中的信息导出的。

6. 发明申请

WO2006067709A1 DATA PROCESSING SYSTEM AND METHOD FOR CONFIGURING A NETWORK ON AN AT LEAST ONE INTEGRATED CIRCUIT 审中-公开
标题翻译：用于在至少一个集成电路上配置网络的数据处理系统和方法
公开(公告)号：WO2006067709A1
公开(公告)日：2006-06-29
申请号：PCT/IB2005/054275
申请日：2005-12-15
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RIJPKEMA, Edwin , DIELISSEN, John , GOOSSENS, Kees, G., W.
发明人： RIJPKEMA, Edwin , DIELISSEN, John , GOOSSENS, Kees, G., W.
IPC分类号： G06F9/445
CPC分类号： G06F15/7825
摘要： In the method and data processing system according to the invention the contents of a connection means are created using a single signaling means. In this manner, frequently used connections remain configured when the integrated circuit is in operation, and no time and resources are lost to set up these connections repeatedly. This concept is particularly advantageous if it is certain that these 'preset' connections are always used, and if at design-time it is clear that these connections will be set up frequently in the network. For example, a CPU module will certainly need a connection to a memory controller module, so it makes sense to (at least partially) set up this connection beforehand using a single signaling means. Furthermore, connections can be used from the controller unit to any of the network interlace units, in order to facilitate the configuration of connections at run-time.
摘要翻译：在根据本发明的方法和数据处理系统中，使用单个信令装置创建连接装置的内容。以这种方式，当集成电路运行时，经常使用的连接保持配置，并且不会重复地建立这些连接而丢失时间和资源。如果确定这些“预设”连接总是被使用，那么这个概念是特别有利的，如果在设计时，很明显这些连接将在网络中频繁设置。例如，CPU模块肯定需要连接到存储器控制器模块，因此使用单个信号装置预先（至少部分地）建立此连接是有意义的。此外，可以使用从控制器单元到任何网络交错单元的连接，以便于在运行时配置连接。

7. 发明申请

WO2006126142A2 INTEGRATED CIRCUIT WITH INTERNAL COMMUNICATION NETWORK 审中-公开
标题翻译：具有内部通信网络的集成电路
公开(公告)号：WO2006126142A2
公开(公告)日：2006-11-30
申请号：PCT/IB2006/051555
申请日：2006-05-17
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RIJPKEMA, Edwin , DIELISSEN, John
发明人： RIJPKEMA, Edwin , DIELISSEN, John
IPC分类号： H04L12/56
CPC分类号： H04L47/801 , H04L45/00 , H04L45/24 , H04L45/38 , H04L45/60 , H04L47/122 , H04L47/125 , H04L47/15 , H04L47/24 , H04L47/2441 , H04L47/70 , H04L47/765 , H04L47/829
摘要： An integrated circuit comprises a plurality of data processing circuits (10) and a communication network (12) coupled between the data processing circuits (10). The communication network (12) comprises connections (122) and router circuits (120) coupled between the connections (122). Memory is provided to store definitions for respective data streams, of respective paths along the connections (122), for controlling the router circuits (120) to transmit each data item from each respective data stream along the respective path programmed for that respective data stream. Initially initial paths for a set of original data streams are defined and started. Subsequently an additional data stream can be added. If so a new path is selected in combination with future paths for the original data streams. The combination of the new paths and the future paths is taken from selectable combinations that include at least one combination wherein an initial path for at least one of the original data streams has been rerouted with respect to the initial path. The initial path for the at least one of the original data streams is reprogrammed if the path for that original data stream is rerouted in the selected combination, without interrupting transmission of data items of data streams other than the at least one of the original data streams. Subsequently transmission of data items is started along the new path.
摘要翻译：集成电路包括耦合在数据处理电路（10）之间的多个数据处理电路（10）和通信网络（12）。通信网络（12）包括耦合在连接（122）之间的连接（122）和路由器电路（120）。提供存储器以存储沿着连接（122）的相应路径的相应数据流的定义，以便控制路由器电路（120）沿着针对该相应数据流编程的相应路径的每个相应数据流传输每个数据项。最初，一组原始数据流的初始路径被定义并启动。随后可以添加额外的数据流。如果是，则将新路径与原始数据流的未来路径组合选择。新路径和未来路径的组合取自包括至少一个组合的可选组合，其中至少一个原始数据流的初始路径已经相对于初始路径重新路由。如果原始数据流的路径以所选择的组合重新路由，则不会中断至少一个原始数据流之外的数据流的数据项的传输，所述原始数据流中的至少一个原始数据流的初始路径被重新编程。随后，新路径开始传输数据项。

8. 发明申请

WO2006126127A2 ELECTRONIC DEVICE AND METHOD OF COMMUNICATION RESOURCE ALLOCATION 审中-公开
标题翻译：电子设备和通信资源分配方法
公开(公告)号：WO2006126127A2
公开(公告)日：2006-11-30
申请号：PCT/IB2006/051487
申请日：2006-05-11
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RIJPKEMA, Edwin , DIELISSEN, John
发明人： RIJPKEMA, Edwin , DIELISSEN, John
IPC分类号： H04L12/56 , H04Q11/04
CPC分类号： H04L45/00 , H04Q2213/13098 , H04Q2213/1332 , H04Q2213/13322
摘要： An electronic device is provided which comprises an interconnect means (N) for coupling a plurality of processing modules (IPl - IP5) to enable a communication between the processing modules (IPl - IP5). The electronic device further comprises a plurality of network interfaces (NI) for coupling the interconnect means (N) to one of the processing modules (IPl - IP5). Furthermore, at least one time slot allocating unit (SA) is provided for allocating time slots to channels of the interconnect means (N). The time slot allocating unit (SA) comprises a plurality of slot tables (TO - T4) with a plurality of entries. Each entry corresponds to a fraction of the available bandwidth of the interconnect means (N). A first slot table of the plurality of slot tables (TO - T4) comprises at least one first entry of the plurality of entries which relates to a second slot table of the plurality of slot tables (TO - T4).
摘要翻译：提供了一种电子设备，其包括用于耦合多个处理模块（IP1-IP5）以实现处理模块（IP1-IP5）之间的通信的互连装置（N）。电子设备还包括用于将互连装置（N）耦合到处理模块（IP1-IP5）之一的多个网络接口（NI）。此外，提供至少一个时隙分配单元（SA）用于将时隙分配给互连装置（N）的信道。时隙分配单元（SA）包括具有多个条目的多个时隙表（TO-T4）。每个条目对应于互连装置（N）的可用带宽的一部分。多个时隙表（TO-T4）的第一时隙表包括与多个时隙表（TO-T4）中的第二时隙表相关的多个条目中的至少一个第一条目。

9. 发明申请

WO2006111931A1 INTEGRATED CIRCUIT WITH DATA COMMUNICATION NETWORK AND IC DESIGN METHOD 审中-公开
标题翻译：集成电路与数据通信网络和IC设计方法
公开(公告)号：WO2006111931A1
公开(公告)日：2006-10-26
申请号：PCT/IB2006/051218
申请日：2006-04-20
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , DIELISSEN, John , RIJPKEMA, Edwin
发明人： DIELISSEN, John , RIJPKEMA, Edwin
IPC分类号： H04L12/56
CPC分类号： H04L47/22 , H04L47/10 , H04L49/90 , H04L49/9021
摘要： An integrated circuit (10) comprises a plurality of functional blocks (101, 102, 103, 104) and a data communication network (100) comprising a plurality of network stations being interconnected via a plurality of communication channels (150) for communicating data packages between the functional blocks (101, 102, 103, 104). Each data package comprising N data elements including a data element comprising routing information for the network stations (110, 120, 130, 140), N being an integer of at least two. The plurality of network stations comprises a plurality of data routers (110, 120, 130, 140) and a plurality of network interfaces, each of the data routers (110, 120, 130, 140) being coupled to a functional block (101, 102, 103, 104) via a network interface (105-108), the data communication network (100) comprising a first network station (140) and a second network station (120) interconnected through a first communication channel (150), the network comprising M*N data storage elements (160), M being a positive integer, for introducing a delay of M*N cycles on the first communication channel (150).An integrated circuit (10) comprises a plurality of functional blocks (101, 102, 103, 104) and a plurality of data routers (110, 120, 130, 140), each being coupled to a functional block (101, 102, 103, 104). The introduction of a delay of one or more data packages on a slow communication channel (150) facilitates an increase of the maximum clock speed of the data communication over the data communication network (100).
摘要翻译：集成电路（10）包括多个功能块（101,102,103,104）和数据通信网络（100），数据通信网络（100）包括经由多个通信信道（150）互连的多个网络站，用于传送数据包在功能块（101,102,103,104）之间。每个数据包包括N个数据元素，包括包括网络站（110,120,130,140）的路由信息的数据元素，N是至少两个的整数。多个网络站包括多个数据路由器（110,120,130,140）和多个网络接口，数据路由器（110,120,130,140）中的每一个被耦合到功能块（101， 102,103,104）经由网络接口（105-108），所述数据通信网络（100）包括通过第一通信信道（150）互连的第一网络站（140）和第二网络站（120），所述第一网络站包括M * N个数据存储元件（160）的网络，M是正整数，用于在第一通信信道（150）上引入M * N个周期的延迟。集成电路（10）包括多个功能块，102,103,104）和多个数据路由器（110,120,130,140），每个数据路由器耦合到功能块（101,102,103,104）。在慢通信信道（150）上引入一个或多个数据包的延迟有助于通过数据通信网络（100）增加数据通信的最大时钟速度。

10. 发明申请

WO2006048826A1 INTEGRATED CIRCUIT AND METHOD FOR DATA TRANSFER IN A NETWORK ON CHIP ENVIRONMENT 审中-公开
标题翻译：集成电路和网络数据传输在芯片环境中的方法
公开(公告)号：WO2006048826A1
公开(公告)日：2006-05-11
申请号：PCT/IB2005/053573
申请日：2005-11-02
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , GANGWAL, Om, P. , RIJPKEMA, Edwin
发明人： GANGWAL, Om, P. , RIJPKEMA, Edwin
IPC分类号： H04L12/56
CPC分类号： G06F9/52 , G06F9/54 , G06F2209/542 , H04L45/00 , H04L47/10 , H04L49/90 , H04Q2213/131 , H04Q2213/13103 , H04Q2213/13166 , H04Q2213/1332 , H04Q2213/13322
摘要： The present invention relates to an integrated circuit comprising a plurality of modules (P, C; MA, SL) coupled to an interconnect means (N) for a transaction-based communication between each other via connections (C1, C2) over the interconnect means (N). A plurality of shells (NIS) are each associated to one of said plurality of modules (P, C; MA, SL) for managing the communication between said plurality of processing modules (P, C; MA, SL) and said interconnect means (N), for inspecting messages received through a first connection (C 1), and for forwarding a first part of said received messages through at least a second connection (C2) to at least a second one of said plurality of modules (P, C; MA, SL).
摘要翻译：本发明涉及一种集成电路，其包括耦合到互连装置（N）的多个模块（P，C; MA，SL），用于经由互连装置上的连接（C1，C2）进行基于事务的通信（N）。多个壳体（NIS）各自与所述多个模块（P，C; MA，SL）中的一个相关联，用于管理所述多个处理模块（P，C; MA，SL）和所述互连装置 N），用于检查通过第一连接（C 1）接收的消息，并且用于通过至少第二连接（C2）将所接收的消息的第一部分转发到所述多个模块（P，C）中的至少第二个模块 ; MA，SL）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式