专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2007088139A1 USING AT LEAST ONE SERVO CHANNEL TO PROVIDE TIMING RECOVERY AND TIMING INFORMATION TO DATA CHANNELS 审中-公开
标题翻译：使用至少一个服务器通道来为数据通道提供时序恢复和时序信息
公开(公告)号：WO2007088139A1
公开(公告)日：2007-08-09
申请号：PCT/EP2007/050772
申请日：2007-01-26
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , BUI, Nhan, Xuan , CHERUBINI, Giovanni , ELEFTHERIOU, Evangelos , HUTCHINS, Robert, Allen , JAQUETTE, Glen, Alan , JELITTO, Jens , OELCER, Sedat , TAYLOR, Mark, Allan
发明人： BUI, Nhan, Xuan , CHERUBINI, Giovanni , ELEFTHERIOU, Evangelos , HUTCHINS, Robert, Allen , JAQUETTE, Glen, Alan , JELITTO, Jens , OELCER, Sedat , TAYLOR, Mark, Allan
IPC分类号： G11B27/10 , G11B20/10
CPC分类号： G11B27/36 , G11B20/10037 , G11B20/10046 , G11B20/10055 , G11B20/10212 , G11B20/10259 , G11B20/1403 , G11B20/1876 , G11B27/10 , G11B2020/10592 , G11B2220/90 , G11B2220/95
摘要： Provided is a read channel, storage drive, and method to process signals read from a storage medium. At least one data channel including an interpolator and equalizer and a servo channel includes an interpolator. A timing recovery function processes a timing error from the interpolator in the servo channel to calculate interpolation timing information used by the interpolator to interpolate a servo channel signal. A path is coupled to the timing recovery function and the interpolator in the at least one data channel to communicate the interpolation timing information to the interpolator in the at least one data channel. The interpolator in the at least one data channel is configured to use the interpolation timing information to interpolate an asynchronous data channel signal.
摘要翻译：提供了一种用于处理从存储介质读取的信号的读通道，存储驱动器和方法。包括内插器和均衡器和伺服信道的至少一个数据信道包括内插器。定时恢复功能处理来自伺服信道中的内插器的定时误差，以计算内插器使用的内插定时信息来内插伺服信道信号。路径耦合到至少一个数据信道中的定时恢复功能和内插器，以将内插定时信息传送到至少一个数据信道中的内插器。至少一个数据信道中的内插器被配置为使用内插定时信息内插异步数据信道信号。

2. 发明申请

WO2008059406A1 OVERSAMPLED CHANNEL RESPONSE IDENTIFICATION 审中-公开
标题翻译：超声波通道响应识别
公开(公告)号：WO2008059406A1
公开(公告)日：2008-05-22
申请号：PCT/IB2007/054535
申请日：2007-11-08
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , CHERUBINI, Giovanni , ELEFTHERIOU, Evangelos, S. , HUTCHINS, Robert, Allen , JAQUETTE, Glen, Alan , OELCER, Sedat
发明人： CHERUBINI, Giovanni , ELEFTHERIOU, Evangelos, S. , HUTCHINS, Robert, Allen , JAQUETTE, Glen, Alan , OELCER, Sedat
IPC分类号： G11B20/10 , H04L25/03
CPC分类号： G11B20/10009 , G11B20/10046 , G11B20/10212 , H04B1/7085 , H04J2013/0037 , H04L25/0212 , H04L25/03038
摘要： Methods, apparatus and computer programs are provided for multiplication-free identification of the impulse response of an oversampled data channel (3). An input ( a ) comprising a pseudo-random binary sequence of L symbols is supplied to the channel (3) at a symbol rate of 1/T. A channel output ( z ) is produced by sampling a channel output signal corresponding to the input (a) with a sampling interval T s = (q/p)T, where q and p are relative prime integers with q P(j)) are produced from the channel output ( z ) by selecting, for each polyphase sequence ( P(j)) , every p th sample of the channel output ( z ), with a phase shift of one sample between successive polyphase sequences ( p(j) ). A decimated binary sequence ( b ) is produced by selecting every q th symbol of the channel input ( a ). Each polyphase sequence ( p(j) ) is correlated with the decimated binary sequence ( b ), the two possible binary values being of equal magnitude and opposite sign for the correlation. The correlation results are accumulated to produce a correlated output sequence ( c(j) ) for that polyphase sequence (p(j) ). The samples of the correlated output sequences ( c(j) ) are then interleaved in phase order of the corresponding polyphase sequences ( p(j) ) to produce the impulse response of the channel.
摘要翻译：提供了方法，装置和计算机程序，用于对过采样数据信道（3）的脉冲响应进行无乘法识别。包含L个符号的伪随机二进制序列的输入（a）以符号率1 / T提供给信道（3）。通过以采样间隔T（t / p）T对与输入（a）相对应的通道输出信号进行采样来产生通道输出（z），其中q和p是相对第一整数对于q 个符号来产生抽取的二进制序列（b）。每个多相序列（p（j））与抽取的二进制序列（b）相关，两个可能的二进制值相等，相关的符号相反。累积相关结果以产生该多相序列（p（j））的相关输出序列（c（j））。然后，相关输出序列（c（j））的样本以对应的多相序列（p（j））的相位顺序进行交织，以产生信道的脉冲响应。

3. 发明申请

WO2007023012A1 READ CHANNEL APPARATUS FOR ASYNCHRONOUS OVERSAMPLING, SYNCHRONOUS FRACTIONALLY SPACED EQUALIZATION AND DIGITAL GAIN CONTROL 审中-公开
标题翻译：阅读频道设备，用于异步超声，同步分位均衡和数字增益控制
公开(公告)号：WO2007023012A1
公开(公告)日：2007-03-01
申请号：PCT/EP2006/063793
申请日：2006-07-03
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , ELEFTHERIOU, Evangelos , OELCER, Sedat , JAQUETTE, Glen, Alan , JELITTO, Jens , HUTCHINS, Robert, Allan
发明人： ELEFTHERIOU, Evangelos , OELCER, Sedat , JAQUETTE, Glen, Alan , JELITTO, Jens , HUTCHINS, Robert, Allan
IPC分类号： G11B20/10 , H04N5/52
CPC分类号： G11B20/10009 , G11B20/10027 , G11B20/10046 , G11B20/10055
摘要： A read channel receiver apparatus and a method are disclosed. The read channel receiver chain comprises an analog to digital converter which asynchronously samples at a fixed rate an analog signal formed by reading a data track, where that data track was written to a data storage medium at a symbol rate, and an upsampler and interpolator interconnected with the analog to digital converter. The receiver further comprises a fractionally-spaced equalizer, where the interpolator provides a signal to the fractionally-spaced equalizer at an interpolation rate greater than the symbol rate. The fractionally-spaced equalizer forms a synchronous equalized signal. The receiver further comprises a digital gain control module interconnected with the fractionally-spaced equalizer, and a sequence detector outputing a maximum likelihood signal sequence.
摘要翻译：公开了一种读通道接收装置和方法。读通道接收器链包括模数转换器，其以固定速率异步采样通过读取数据轨道形成的模拟信号，其中数据轨道以符号速率写入数据存储介质，并且上采样器和内插器互连与模数转换器。接收机还包括分数间隔的均衡器，其中内插器以大于符号速率的插值速率向分数间隔的均衡器提供信号。分数间隔均衡器形成同步均衡信号。接收机还包括与分数间隔的均衡器互连的数字增益控制模块，以及输出最大似然信号序列的序列检测器。

4. 发明申请

WO2007051693A2 ADAPTIVE ASYNCHRONOUS EQUALIZATION USING LEAKAGE 审中-公开
标题翻译：使用漏洞自适应异步平衡
公开(公告)号：WO2007051693A2
公开(公告)日：2007-05-10
申请号：PCT/EP2006/067340
申请日：2006-10-12
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , HUTCHINS, Robert, Allen , ELEFTHERIOU, Evangelos , OELCER, Sedat , JELITTO, Jens
发明人： HUTCHINS, Robert, Allen , ELEFTHERIOU, Evangelos , OELCER, Sedat , JELITTO, Jens
IPC分类号： G11B20/10 , H04L25/03 , H03H21/00
CPC分类号： G11B20/10009 , G11B20/10046 , G11B20/10175 , G11B20/10481 , H04L25/03019 , H04L2025/03484 , H04L2025/03681
摘要： An apparatus, system, and method are disclosed for adaptive asynchronous equalization using leakage. An equalizer sums products of a plurality of tap signals from a delay line sampling a read signal and a plurality of corresponding tap coefficients to form an equalized signal in an asynchronous time domain having a first sampling rate. A leaky function module calculates a leaky function for each tap coefficient in the asynchronous time domain. An adaptation module adapts each of the tap coefficients as the leaky function for each tap coefficient summed with a signal-dependent updating function for each tap coefficient.
摘要翻译：公开了一种使用泄漏的自适应异步均衡的装置，系统和方法。均衡器对来自采样读取信号的延迟线和多个相应抽头系数的多个抽头信号的乘积求和，以在具有第一采样率的异步时域中形成均衡信号。漏泄功能模块为异步时域中的每个抽头系数计算泄漏函数。适配模块将每个抽头系数适配为用于每个抽头系数的泄漏函数，并与每个抽头系数的依赖于信号的更新函数相加。

5. 发明申请

WO2007065842A1 USING A MEASURED ERROR TO DETERMINE COEFFICIENTS TO PROVIDE TO AN EQUALIZER TO USE TO EQUALIZE AN INPUT SIGNAL 审中-公开
标题翻译：使用测量错误确定系数以提供均衡器以均衡输入信号
公开(公告)号：WO2007065842A1
公开(公告)日：2007-06-14
申请号：PCT/EP2006/069110
申请日：2006-11-30
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , ELEFTHERIOU, Evangelos , HUTCHINS, Robert, Allen , JELITTO, Jens , OELCER, Sedat
发明人： ELEFTHERIOU, Evangelos , HUTCHINS, Robert, Allen , JELITTO, Jens , OELCER, Sedat
IPC分类号： G11B20/10 , G11B5/035
CPC分类号： G11B5/09 , G11B5/00817 , G11B20/10009 , G11B20/10046
摘要： Provided are a read channel, storage drive and method using a measured error to determine coefficients to provide to an equalizer to use to equalize an input signal. A read channel is incorporated in a storage device to process signals read from a storage medium. An equalizer uses coefficients to equalize input read signals to produce equalizer output signals. A detector processes adjusted equalizer output signals to determine output values comprising data represented by the input read signals. An equalizer adaptor is enabled to provide a reference measured error and coefficients used to produce the adjusted equalizer signals that are associated with the reference measured error. The equalizer adaptor computes new equalizer coefficients to use to equalize input read signals that result in a new measured error from the detector and computes a new measured error for the new equalizer coefficients.
摘要翻译：提供了读通道，存储驱动器和使用测量误差的方法来确定提供给均衡器的系数以用于均衡输入信号。读取通道并入存储装置中以处理从存储介质读取的信号。均衡器使用系数来均衡输入读取信号以产生均衡器输出信号。检测器处理经调整的均衡器输出信号以确定包括由输入读信号表示的数据的输出值。启用均衡器适配器以提供参考测量误差和用于产生与参考测量误差相关联的经调整的均衡器信号的系数。均衡器适配器计算新的均衡器系数以用于均衡来自检测器的导致新的测量误差的输入读取信号，并且计算新的均衡器系数的新的测量误差。

6. 发明申请

WO2011120837A1 DATA-DEPENDENT NOISE-PREDICTIVE MAXIMUM LIKELIHOOD DETECTION FOR MAGNETIC RECORDING 审中-公开
标题翻译：数据依赖性噪声预测最大似然检测用于磁记录
公开(公告)号：WO2011120837A1
公开(公告)日：2011-10-06
申请号：PCT/EP2011/054305
申请日：2011-03-22
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , HUTCHINS, Robert, Allen , OELCER, Sedat , ELEFTHERIOU, Evangelos , BLINICK, Katherine, Tyldesley
发明人： HUTCHINS, Robert, Allen , OELCER, Sedat , ELEFTHERIOU, Evangelos , BLINICK, Katherine, Tyldesley
IPC分类号： G11B20/10 , H03M13/39
CPC分类号： G11B20/10009 , G11B20/10046 , G11B20/10074 , G11B20/10175 , G11B20/10287 , G11B2220/90
摘要： A method for data detection in magnetic storage system data channels includes applying one or more whitening filters to an input stream of digitized samples from a magnetic data channel to produce a filtered sequence, performing one or more branch metric calculations to the filtered sequence to produce a branch metric, and applying a multi-state data-dependent noise-predictive maximum likelihood (DD-NPML) detector to the branch metric to produce an output stream. In another embodiment, a multi-channel data storage system includes a head for reading data from a storage medium, logic for applying one or more whitening filters to an input stream of digitized samples from a magnetic data channel to produce a filtered sequence, logic for performing one or more branch metric calculations to the filtered sequence to produce a branch metric, and logic for applying a multi-state DD-NPML detector to the branch metric to produce an output stream.
摘要翻译：一种用于磁存储系统数据通道中的数据检测的方法包括：将一个或多个白化滤波器应用于来自磁数据信道的数字化样本的输入流，以产生经滤波的序列，对滤波后的序列执行一个或多个分支度量计算，以产生分支度量，以及将多状态数据相关噪声预测最大似然（DD-NPML）检测器应用于分支度量以产生输出流。在另一个实施例中，多通道数据存储系统包括用于从存储介质读取数据的头，用于将一个或多个白化滤波器应用于来自磁数据通道的数字化采样的输入流以产生滤波序列的逻辑，用于对经滤波的序列执行一个或多个分支度量计算以产生分支度量，以及将多状态DD-NPML检测器应用于分支度量以产生输出流的逻辑。

7. 发明申请

WO2009047118A1 MULTI-CHANNEL DATA DETECTION 审中-公开
标题翻译：多通道数据检测
公开(公告)号：WO2009047118A1
公开(公告)日：2009-04-16
申请号：PCT/EP2008/062757
申请日：2008-09-24
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , HUTCHINS, Robert, Allen , JELITTO, Jens , OELCER, Sedat
发明人： HUTCHINS, Robert, Allen , JELITTO, Jens , OELCER, Sedat
IPC分类号： H03L7/07 , H03L7/093 , G11B20/20 , G11B20/14
CPC分类号： H03L7/0994 , G11B20/10037 , G11B20/1403 , G11B20/20 , H03L7/07 , H03L7/093
摘要： Common sample timing control for sample timing of multiple read channels, wherein the signalclocking of the signals received by the multiple read channels are correlated, for example from parallel tracks of magnetic tape that have been written simultaneously. A common sample timing control comprises multiplephase error inputs (91, 92), each indicating phase error of one of the read channels. Logic responsive to the multiple phaseerror inputs is configured to weight and crosscouple the phase error indication of each phase error input withthe phase error indication of each other phase error input, and to apply gain related to the variance of noise of the phase error indications. Feedback logic (141, 142) is responsive to the crosscoupling and is configured to provide a sample timing phase estimate (111, 112) for each read channel.
摘要翻译：用于多个读取通道的采样定时的公共采样定时控制，其中由多个读取通道接收的信号的信号频率例如与已经被同时写入的磁带的平行轨道相关联。公共采样定时控制包括多相误差输入（91,92），每个指示一个读通道的相位误差。响应于多个相位误差输入的逻辑被配置为对每个相位误差输入的相位误差指示进行加权和交叉并联，并且与相位误差指示的噪声方差相关地应用增益。反馈逻辑（141,142）响应于交叉耦合，并且被配置为为每个读取通道提供采样定时相位估计（111,112）。

8. 发明申请

WO2003081942A1 METHOD AND SYSTEMS FOR OPTIMIZING ADSL CONNECTIONS IN DSL ACCESS MULTIPLEXOR 审中-公开
标题翻译：用于在DSL接入多路复用器中优化ADSL连接的方法和系统
公开(公告)号：WO2003081942A1
公开(公告)日：2003-10-02
申请号：PCT/EP2003/003248
申请日：2003-03-10
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , COMPAGNIE IBM FRANCE , ELEFTHERIOU, Evangelos, S. , OELCER, Sedat , ABDELILAH, Youssef , DAVIS, Gordon, Taylor , DERBY, Jeff, H. , HWANG, Dongming , WARE, Malcolm , YE, Hua
发明人： ELEFTHERIOU, Evangelos, S. , OELCER, Sedat , ABDELILAH, Youssef , DAVIS, Gordon, Taylor , DERBY, Jeff, H. , HWANG, Dongming , WARE, Malcolm , YE, Hua
IPC分类号： H04Q11/00
CPC分类号： H04Q11/00 , H04M11/062 , H04Q2213/13003 , H04Q2213/13039 , H04Q2213/1308 , H04Q2213/13099 , H04Q2213/13199 , H04Q2213/13332
摘要： A method and systems for optimizing Asymmetric Digital Subscriber Line (ADSL) connections in DSL Access Multiplexor (DSLAM) that marries benefits of G.dmt and G.lite standards, using a flexible method implemented on a programmable Digital Signal Processor (DSP) and a Network Processor (NP) is disclosed. It provides a means to support full G.dmt rates for any of the attached users as long as less than half the users are actively moving data through the DSLAM, but by only using half the digital signal processing hardware and half the power consumption for the line drivers. The invention allows doubling the number of,ADSL ports available over a conventional scheme given about 20% more power is under 50% with only half the respective connections, all those G.dmt rates possible on their exceeds 50%, gradually active G.lite rates based on either based on a tiered tariff structure, until ultimately, when the utilization reaches 100%, all subscribers will be forced back to a maximum rate afforded by G.lite. Only as utilization drops back off, will active subscribers be brought back up to G.dmt's maximum transmission rates. Once the utilization drops below 50% again, then all active subscribers will be able to utilize G.dmt's maximum transmission rates. budget. When the utilization subscribers active on their users experience the maximum wire. However, when utilization subscribers start to experience a fixed policy or one that is based on a tiered tariff structure, until ultimately, when the utilization reaches 100%, all subscribers will be forced back to a maximum rate afforded by G.lite. Only as utilization drops back off, will active subscribers be brought back up to G.dmt's maximum transmission rates. Once the utilization drops below 50% again, then all active subscribers will be able to utilize G.dmt's maximum transmission rates.
摘要翻译：一种用于优化DSL访问多路复用器（DSLAM）中的非对称数字用户线路（ADSL）连接的方法和系统，其使用G.dmt和G.lite标准的优点，使用在可编程数字信号处理器（DSP）和网络处理器（NP）被公开。只要不到一半的用户通过DSLAM主动移动数据，但只能使用一半的数字信号处理硬件和一半的功耗来提供支持所有连接用户的全部G.dmt速率的方法线路驱动程序。本发明允许将常规方案的ADSL端口数量增加一倍，因为大约20％的功率在50％以下，而仅有一半的相应连接，所有这些G.dmt速率可能超过50％，逐渐活跃的G.lite 价格基于分层关税结构，直到最终使用率达到100％时，所有用户将被迫恢复到由G.lite提供的最高价格。只有在利用率下降的情况下，活跃用户才能恢复到G.dmt的最大传输速率。一旦使用率再次下降到50％以下，那么所有活跃用户将能够利用G.dmt的最大传输速率。预算。当用户在其用户上活跃时，体验到最大的线路。然而，当利用者开始体验固定的政策或基于分级关税结构的政策时，直到最终使用率达到100％时，所有用户将被迫恢复到由G.lite提供的最高利率。只有在利用率下降的情况下，活跃用户才能恢复到G.dmt的最大传输速率。一旦使用率再次下降到50％以下，那么所有活跃用户将能够利用G.dmt的最大传输速率。

9. 发明申请

WO2010003848A1 METHOD AND SYSTEMS FOR DELAY COMPENSATION IN GLOBAL PLL-BASED TIMING RECOVERY LOOPS 审中-公开
标题翻译：用于全球基于PLL的时序恢复机架中延迟补偿的方法和系统
公开(公告)号：WO2010003848A1
公开(公告)日：2010-01-14
申请号：PCT/EP2009/058208
申请日：2009-06-30
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , ELEFTHERIOU, Evangelos , HUTCHINS, Robert , OELCER, Sedat
发明人： ELEFTHERIOU, Evangelos , HUTCHINS, Robert , OELCER, Sedat
IPC分类号： H03L7/07 , H03L7/085 , H03L7/22 , G11B20/10
CPC分类号： H03L7/07 , G11B20/10009 , G11B20/10222 , G11B20/10425 , G11B20/1403 , G11B2220/90 , H03L7/085 , H03L7/22
摘要： A system in one embodiment includes a global PLL circuit comprising multiple inputs, each input being for receiving an error signal associated with an individual channel; and a delay compensation circuit coupled to the global PLL circuit. A method in one embodiment includes receiving multiple error signals, each error signal being associated with an individual channel; applying one or more delay compensation signals to the error signals; and outputting phase error output signals for each of the channels.
摘要翻译：一个实施例中的系统包括包括多个输入的全局PLL电路，每个输入用于接收与单个信道相关联的错误信号; 以及耦合到全局PLL电路的延迟补偿电路。一个实施例中的方法包括接收多个误差信号，每个误差信号与单个信道相关联; 对误差信号施加一个或多个延迟补偿信号; 并输出每个通道的相位误差输出信号。

10. 发明申请

WO2013076612A1 FIXING TAP COEFFICIENTS IN A PROGRAMMABLE FINITE-IMPULSE-RESPONSE EQUALIZER 审中-公开
标题翻译：可编程有限冲突均衡器中的固定技巧系数
公开(公告)号：WO2013076612A1
公开(公告)日：2013-05-30
申请号：PCT/IB2012/056274
申请日：2012-11-09
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION , IBM UNITED KINGDOM LIMITED , IBM (CHINA) INVESTMENT COMPANY LIMITED
发明人： HUTCHINS, Robert, Allen , OELCER, Sedat , GALE, Ernest, Stewart , CHRISTENSEN, Eric, Rolf
IPC分类号： G11B5/035
CPC分类号： G11B20/10046 , G11B20/10509 , G11B2220/90 , H03H21/0012 , H03H2021/0072
摘要： A method for selecting which tap coefficients of a programmable finite-impulse- response (FIR) equalizer to fix is disclosed. In one embodiment, such a method includes performing an initial calibration to determine an initial value for each tap coefficient of a FIR equalizer. These initial values may be used to produce a first waveform. The method then performs an operation on the first waveform to produce a second waveform comprising multiple lobes. The second waveform is then analyzed to determine one or more lobes of the second waveform that have the largest area. The method then fixes coefficients of one or more taps that are closest to the lobe or lobes having the largest area. A corresponding apparatus and computer program product are also disclosed.
摘要翻译：公开了一种用于选择可修复的有限脉冲响应（FIR）均衡器的抽头系数以进行固定的方法。在一个实施例中，这种方法包括执行初始校准以确定FIR均衡器的每个抽头系数的初始值。这些初始值可用于产生第一波形。该方法然后对第一波形执行操作以产生包括多个波瓣的第二波形。然后分析第二波形以确定具有最大面积的第二波形的一个或多个波瓣。该方法然后固定最靠近具有最大面积的凸角或凸角的一个或多个抽头的系数。还公开了相应的装置和计算机程序产品。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式