会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • A PULSE WIDTH MODULATION SYSTEM AND A METHOD IN RELATION THERETO
    • WO2022268593A1
    • 2022-12-29
    • PCT/EP2022/066257
    • 2022-06-15
    • BOMBARDIER TRANSPORTATION GMBH
    • BOHLIN, HenrikCHRISTENSSON, ÅkeLODESTEN, LucasTROSTÉN, Torbjörn
    • H02M1/08G06F1/04H02M7/537H02M1/0043H02M1/36H02M7/5387
    • A pulse width modulation system (2) comprising a plurality of module building blocks (41-44), where each building block is connected to and controlled by a control board (61- 64), each module building block comprises a set of function modules (81-85), provided with pulse width modulated phase outputs (101-105) adapted to be connected to predetermined loads, and wherein each module building block (41-44) is connected to a direct current (DC) link, and that the control boards (61-64) are connected to each other via a communication bus (12). One of the control boards is a master control board (61) and the others are slave control boards (62, 63, 64), the master control board (61) comprises a master board timer (141) configured to generate a clock signal having a master timer rate, wherein each of the slave control boards (62, 63, 64) comprises a slave board timer (142, 143, 144). Each slave control board (62, 63, 64) is configured to determine a fictive master board timer based upon timer information received from said master control board (61) via said communication bus (12), and is further configured to synchronize the timer rate of the slave board timer (142, 143, 144) to the master timer rate. The timer information also comprises timer offset information defining a time offset between the master board timer (141) and the slave board timer (142, 143, 144), and the slave control board (62, 63, 64) is configured to apply the time offset in the control of the pulse width modulated phase outputs (101-105), such that the position of a slave pulse width modulated phase output signal is controlled in relation to the fictive master board timer.