会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • PUTTING STROKE ANALYZER AND PUTTER FOR USE THEREIN
    • 将笔画分析器和推杆用于其中
    • WO2005007252A8
    • 2005-06-16
    • PCT/JP0316450
    • 2003-12-22
    • YAMADA TORUSUZUKI DAIICHIRO
    • YAMADA TORUSUZUKI DAIICHIRO
    • A63B69/36G01B7/00G01B7/30
    • A63B69/3614A63B69/3676
    • A putting stroke analyzer, and a putter for use therein, in which a signal generated in a position detecting antenna through electromagnetic induction is detected by stroking a putter (2) having a head (21) added with an LC resonance circuit, i.e. electromagnetic resonators (24a, 24b), above position detecting mats (3a, 3b) having a plurality of exciting coils also serving as the position detecting antennas extending, respectively, in the X axis direction and Y axis direction in order to grasp movement of the putter head in the putting stroke of golf continuously with a sufficient accuracy. It contributes to enhancement of skill of a player oneself or guidance of the player and to selection of a putter optimal to the player.
    • 一种推杆行程分析器及其中使用的推杆,其中通过触击具有添加有LC谐振电路的头部(21)的轻击棒(2)来检测通过电磁感应在位置检测天线中产生的信号,即电磁谐振器 (24a,24b)的上方,在位置检测垫(3a,3b)的上方,所述位置检测垫具有多个也用作在X轴方向和Y轴方向上分别延伸的位置检测天线的励磁线圈,以便抓住推杆头的移动 在连续高尔夫球的击球过程中具有足够的准确性。 它有助于提高玩家本身的技能或玩家的指导,并有助于选择最适合玩家的推杆。
    • 4. 发明申请
    • DOUBLE GATE ISOLATION STRUCTURE FOR CCDS AND CORRESPONDING FABRICATING METHOD
    • CCDS和相应制造方法的双门隔离结构
    • WO2007086204A1
    • 2007-08-02
    • PCT/JP2006/324790
    • 2006-12-06
    • MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.NIISOE, NaotoHIRATA, KazuhisaYAMADA, Toru
    • NIISOE, NaotoHIRATA, KazuhisaYAMADA, Toru
    • H01L29/768H01L27/148H01L27/146H01L21/339H01L27/105
    • H01L27/1057H01L27/14683H01L27/14831H01L29/66954H01L29/76833
    • A first oxide film (102) is formed on a semiconductor substrate (101). A first nitride film (103) is formed on first gate electrode formation regions of the first oxide film (102). A plurality of first gate electrodes (104) are provided on the first nitride film (103) so as to be spaced apart from one another with a predetermined distance therebetween. A second oxide film (105) covers upper part and side walls of each of the first gate electrodes (104). A sidewall spacer (106) of a third oxide film is buried in an overhang portion generated on each side wall of each of the first gate electrodes (104) covered by the second oxide film (105). A second nitride film (107) covers the second oxide film (105), the sidewall spacer (106) and part of the first oxide film (102) located between the first gate electrodes (104). A plurality of second gate electrodes (108) are formed on at least part of the second nitride film (107) located between adjacent two of the first gate electrodes (104).
    • 在半导体衬底(101)上形成第一氧化膜(102)。 第一氮化物膜(103)形成在第一氧化膜(102)的第一栅电极形成区上。 多个第一栅电极(104)设置在第一氮化物膜(103)上,以彼此间隔开预定距离。 第二氧化膜(105)覆盖每个第一栅电极(104)的上部和侧壁。 第三氧化物膜的侧壁间隔物(106)被埋在由第二氧化膜(105)覆盖的每个第一栅极(104)的每个侧壁上产生的悬垂部分中。 第二氮化物膜(107)覆盖位于第一栅极(104)之间的第二氧化物膜(105),侧壁间隔物(106)和第一氧化物膜(102)的一部分。 在位于相邻的两个第一栅电极(104)之间的第二氮化物膜(107)的至少一部分上形成多个第二栅电极(108)。
    • 5. 发明申请
    • DOUBLE GATE ISOLATION STRUCTURE FOR CCDS AND CORRESPONDING FABRICATING METHOD
    • CCDS和相应制造方法的双门隔离结构
    • WO2007086203A1
    • 2007-08-02
    • PCT/JP2006/324789
    • 2006-12-06
    • MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.NIISOE, NaotoHIRATA, KazuhisaYAMADA, Toru
    • NIISOE, NaotoHIRATA, KazuhisaYAMADA, Toru
    • H01L29/768H01L21/339H01L27/146H01L27/148H01L27/105
    • H01L29/66954H01L27/14683H01L27/14812H01L27/14831H01L29/76833
    • A first oxide film (102) and a first nitride film (103) are formed over a semiconductor substrate (101) so as to be stacked in this order. A plurality of first gate electrodes (104) are arranged on the first nitride film (103) so as to be spaced apart from one another with a predetermined distance therebetween. Upper part and side walls of each of the first gate electrode (104) is covered by a second oxide film (105). The second oxide film (105) and part of the first nitride film (103) located between the first gate electrodes (104) are covered by the second nitride film (106). A plurality of second gate electrodes (107) are formed on at least part of the second nitride film (106) located between adjacent two of the first gate electrodes (104). Each of the second gate electrodes (107) is separated from the first gate electrode (104) by the second oxide film (105) and the second nitride film (106) and separated from the semiconductor substrate (101) by the first oxide film (102), the first nitride film (103) and the second nitride film (106).
    • 在半导体衬底(101)上形成第一氧化膜(102)和第一氮化物膜(103),以便按顺序堆叠。 多个第一栅极电极(104)被布置在第一氮化物膜(103)上以彼此间隔开预定的距离。 第一栅电极(104)中的每一个的上部和侧壁被第二氧化膜(105)覆盖。 位于第一栅电极(104)之间的第二氧化物膜(105)和第一氮化物膜(103)的一部分被第二氮化物膜(106)覆盖。 在位于相邻的两个第一栅电极(104)之间的第二氮化物膜(106)的至少一部分上形成多个第二栅电极(107)。 通过第二氧化膜(105)和第二氮化物膜(106)将第二栅极电极(107)与第一栅电极(104)分离,并且通过第一氧化膜(105)与半导体衬底 102),第一氮化物膜(103)和第二氮化物膜(106)。