会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • ELECTRIC CIRCUIT FOR AND METHOD OF GENERATING A CLOCK SIGNAL
    • 电路和产生时钟信号的方法
    • WO2007069138A3
    • 2007-09-20
    • PCT/IB2006054626
    • 2006-12-06
    • NXP BVSPINDLER ROBERTBRANDL ROLANDBERGLER EWALD
    • SPINDLER ROBERTBRANDL ROLANDBERGLER EWALD
    • H03K5/13H03L7/081H04L7/033
    • H04L7/0338
    • An electric circuit (30) for generating a clock-sampling signal (CLK) for a sampling device (31) comprises a clock generator (1, 40, 50, 60) for generating a plurality of clock signals (21 - 24, 51 - 54, 61 - 64), a correlation device (L) for correlating a characteristic signal section (LE) of a digital signal (DS) with the plurality of clock signals (21, 22, 23, 24, 51 - 56, 61 - 64), and a selecting device (MX) for selecting one of the clock signals (21, 22, 23, 24, 51 - 55, 61 - 64) as the clock-sampling signal (CLK) for the sampling device (31) on the basis of the correlation by the correlation device (L). The clock signals (21 - 24, 51 - 54, 61 - 64) have the same cycle duration (T) and are phase-shifted with respect to each other. The sampling device (31) subsequently samples the digital signal (DS) with the clock-sampling signal (CLK).
    • 用于为采样装置(31)产生时钟采样信号(CLK)的电路(30)包括用于产生多个时钟信号(21-24,51-60)的时钟发生器(1,40,50,60) 用于将数字信号(DS)的特征信号部分(LE)与所述多个时钟信号(21,22,23,24,51-56,61-64)相关联的相关装置(L) 和用于选择时钟信号(21,22,23,24,51-55,61-64)中的一个作为采样装置(31)的时钟采样信号(CLK)的选择装置(MX) 在相关装置(L)的相关性的基础上。 时钟信号(21-24,51-54,61-64)具有相同的周期持续时间(T)并相对于彼此进行相移。 采样装置(31)随后用时钟采样信号(CLK)对数字信号(DS)进行采样。
    • 3. 发明申请
    • SYNCHRONIZATION DURING ANTI-COLLISION
    • 抗冲突期间的同步
    • WO2005062519A2
    • 2005-07-07
    • PCT/IB2004/052726
    • 2004-12-09
    • KONINKLIJKE PHILIPS ELECTRONICS N.V.SPINDLER, RobertSCHERABON, ChristianBRANDL, Roland
    • SPINDLER, RobertSCHERABON, ChristianBRANDL, Roland
    • H04L7/00
    • G06K7/10029G06K7/0008G06K7/10297G06K19/0723
    • An RFID system comprises at least one reading device (1) and at least one transponder (2, 2', 2", 2"'), which are configured for non-contact communication by means of modulated electromagnetic signais (SS), which contain data and/ or commands packed in data frames, in which the reading device (1) is configured for transmitting a group of data frames (D-SYNC), which contain synchronization information (Preamble, Start Delimiter) for synchronization with the transponder (2, 2', 2", 2"') and to transmit another group of data frames (D-NOSYNC) which do not contain such synchronization information, in which the transponder (2, 2', 2", 2"') has synchronization means (14, 20, 21) which are configured to effect synchronization with the reading device (1) with the help of synchronization information (Preamble, Start Delimiter) contained in received data frames (D-SYNC) and synchronization status test means (15,15',15",22) configured for detecting whether the transponder runs synchronously with the reading device and in the event of it not running synchronously, to switch on the synchronization unit (14, 20, 21).
    • RFID系统包括至少一个读取装置(1)和至少一个应答器(2,2',2“,2”'),其被配置用于借助于经调制的电磁信号(SS)的非接触通信, 包含以数据帧打包的数据和/或命令,其中读取装置(1)被配置为发送一组数据帧(D-SYNC),其包含用于与应答器同步的同步信息(前导码,开始分隔符) 2“,2”,2“'),并且发送不包含这种同步信息的另一组数据帧(D-NOSYNC),其中应答器(2,2',2”,2“') 具有同步装置(14,20,21),其被配置为借助于包含在接收数据帧(D-SYNC)和同步​​状态测试装置(D-SYNC)中的同步信息(前导码,开始分隔符)来实现与读取装置 (15,15',15“,22),用于检测应答器是否同步运行 读取装置,并且在其不同步运行的情况下,打开同步单元(14,20,21)。
    • 5. 发明申请
    • RADIO FREQUENCY INTERFACE CIRCUIT FOR A RADIO FREQUENCY IDENTIFICATION TAG
    • 用于无线电频率识别标签的无线电频率接口电路
    • WO2007069211A1
    • 2007-06-21
    • PCT/IB2006/054835
    • 2006-12-14
    • NXP B.V.BRANDL, RolandBERGLER, EwaldSPINDLER, Robert
    • BRANDL, RolandBERGLER, EwaldSPINDLER, Robert
    • G06K19/077
    • G06K19/07749G06K19/0701
    • A radio frequency interface circuit (11) for a radio frequency identification tag comprising - at least two input terminals (RF+, RF-) for connecting the circuit (10) with an antenna structure of the radio frequency identification tag, - one or more variable resistive loads (14) coupled across pairs of the input terminals (RF+, RF-) - one or more rectifiers (15) each connected on its input side to a pair of input terminals (RF+, RF-) and on its output side to a parallel connection of voltage control means (16) and modulation control means (17), wherein combiner means (18) are provided which are adapted to receive an output signal (19, 20) from the voltage control means (16) and the modulation control means (17), respectively, and to generate a control signal (21) for controlling each variable resistive load (14) depending on the received signals (19, 20) in such a way that each variable resistive load (14) serves as a modulation and voltage regulation circuit, and wherein each variable resistive load is adapted to serve as an electro static discharge protection circuit.
    • 一种用于射频识别标签的射频接口电路(11),包括 - 用于将所述电路(10)与所述射频识别标签的天线结构相连接的至少两个输入端(RF +,RF-), - 一个或多个变量 耦合在输入端(RF +,RF-)对上的电阻负载(14) - 一个或多个整流器(15),每个整流器(15)在其输入侧连接到一对输入端(RF +,RF-)并且在其输出侧 电压控制装置(16)和调制控制装置(17)的并联连接,其中提供组合器装置(18),其适于从电压控制装置(16)接收输出信号(19,20)和调制 控制装置(17),并且产生用于根据接收信号(19,20)控制每个可变电阻负载(14)的控制信号(21),使得每个可变电阻负载(14)用作 调制和电压调节电路,并且其中每个变量 电阻负载适用于静电放电保护电路。
    • 6. 发明申请
    • ELECTRIC COUNTER CIRCUIT
    • 电动计数器电路
    • WO2007069139A2
    • 2007-06-21
    • PCT/IB2006054627
    • 2006-12-06
    • NXP BVSPINDLER ROBERTBRANDL ROLANDBERGLER EWALD
    • SPINDLER ROBERTBRANDL ROLANDBERGLER EWALD
    • H03K5/15G04F10/06H03K3/03
    • G04F10/04H03K5/15013
    • An electric counter circuit (30, 40, 80) comprises a clock generator (1, 54, 111, 120, 130) for generating a plurality of clock signals (21 - 24, 121 - 125, 131 - 134) and a sampling device (32, 81) for sampling the clock signals (21 - 24, 121 - 125, 131 - 134) at a first moment in time when a first characteristic signal section (LE) of a digital signal (DS) appears. Furthermore, the circuit (30, 40, 80) comprises a calculation device (33) for calculating the time between the first moment and a second moment which is later than the first moment. This calculation is based on the clock signals (21 - 24, 121 - 125, 131 - 134) at the first moment and based on the clock signals (21 - 24, 121 - 125, 131 - 134) at the second moment. The clock signals (21 - 24, 121 - 125, 131 - 134) each have the same cycle duration (T) and are phase-shifted with respect to each other.
    • 电计数器电路(30,40,80)包括用于产生多个时钟信号(21-24,21-125,131-134)的时钟发生器(1,54,111,120,130)和采样装置 (32,81),用于在数字信号(DS)的第一特征信号部分(LE)出现时的第一时刻对时钟信号(21-24,121- 125,131-134)进行采样。 此外,电路(30,40,80)包括用于计算第一时刻与晚于第一时刻的第二时刻之间的时间的计算装置(33)。 该计算基于第一时刻的时钟信号(21-24,121,125,131-134),并且基于第二时刻的时钟信号(21-24,121,125,131-134)。 时钟信号(21-24,121,125,131-134)各自具有相同的周期持续时间(T)并且相对于彼此相移。
    • 9. 发明申请
    • DATA CARRIER WITH A RADIO FREQUENCY INTERFACE
    • 数据载体与射频频率接口
    • WO2007026291A3
    • 2007-06-07
    • PCT/IB2006052942
    • 2006-08-24
    • NXP BVBRANDL ROLANDSPINDLER ROBERTBERGLER EWALD
    • BRANDL ROLANDSPINDLER ROBERTBERGLER EWALD
    • G06K19/07
    • G06K19/0723G06K7/0095G06K19/0713G06K19/0722
    • A circuit for a contact-free data carrier comprises a first circuit point and a second circuit point for connection to transmission means of the data carrier; and supply voltage generating means, which are connected to the first connection circuit point and comprise a supply voltage circuit point and a reference potential circuit point and are designed to generate, based on the received carrier signal, a first supply voltage that can be tapped at the supply voltage circuit point against the reference potential circuit point; and direct current decoupling means, which are connected between the second circuit point and the reference potential circuit point and are designed to inhibit a direct current flow between the second circuit point and the reference potential circuit point; and current conducting means that are connected between the second circuit point and the reference potential circuit point, wherein the current conducting means are designed for the unidirectional conduction of current from the reference potential circuit point to the second circuit point.
    • 用于非接触式数据载体的电路包括用于连接到数据载体的传输装置的第一电路点和第二电路点; 以及电源电压产生装置,其连接到第一连接电路点并且包括电源电压电路点和参考电势电路点,并且被设计为基于接收到的载波信号产生第一电源电压,该第一电源电压可以在 电源电压回路点相对于参考电位回路点; 以及直流去耦装置,其连接在所述第二电路点与所述参考电势电路点之间,并被设计为抑制所述第二电路点与所述参考电势电路点之间的直流电流; 以及连接在第二电路点和参考电位电路点之间的电流传导装置,其中电流传导装置被设计用于电流从参考电位电路点到第二电路点的单向传导。
    • 10. 发明申请
    • DATA CARRIER WITH A RADIO FREQUENCY INTERFACE
    • 数据载波与无线电频率接口
    • WO2007026291A2
    • 2007-03-08
    • PCT/IB2006/052942
    • 2006-08-24
    • KONINKLIJKE PHILIPS ELECTRONICS N.V.BRANDL, RolandSPINDLER, RobertBERGLER, Ewald
    • BRANDL, RolandSPINDLER, RobertBERGLER, Ewald
    • G06K19/07
    • G06K19/0723G06K7/0095G06K19/0713G06K19/0722
    • A circuit for a contact-free data carrier comprises a first circuit point and a second circuit point for connection to transmission means of the data carrier; and supply voltage generating means, which are connected to the first connection circuit point and comprise a supply voltage circuit point and a reference potential circuit point and are designed to generate, based on the received carrier signal, a first supply voltage that can be tapped at the supply voltage circuit point against the reference potential circuit point; and direct current decoupling means, which are connected between the second circuit point and the reference potential circuit point and are designed to inhibit a direct current flow between the second circuit point and the reference potential circuit point; and current conducting means that are connected between the second circuit point and the reference potential circuit point, wherein the current conducting means are designed for the unidirectional conduction of current from the reference potential circuit point to the second circuit point.
    • 用于无接触数据载体的电路包括用于连接到数据载体的传输装置的第一电路点和第二电路点; 以及电源电压产生装置,其连接到第一连接电路点,并且包括电源电压电路点和参考电位电路点,并且被设计为基于所接收的载波信号产生可以点击的第一电源电压 电源电压电路针对参考电位电路点; 以及直流去耦装置,其连接在第二电路点和参考电位电路点之间,并被设计成禁止在第二电路点和参考电位电路点之间的直流电流; 以及电流传导装置,其连接在第二电路点和参考电位电路点之间,其中电流传导装置被设计用于从参考电位电路点到第二电路点的单向导通电流。