专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2012016087A3 REDUCING COUPLING COEFFICIENT VARIATION IN COUPLERS 审中-公开
标题翻译：减少联轴器中的耦合系数变化
公开(公告)号：WO2012016087A3
公开(公告)日：2012-04-19
申请号：PCT/US2011045799
申请日：2011-07-28
申请人： SKYWORKS SOLUTIONS INC , LI YANG , ZHU XUANANG , HOANG DINHPHUOC V , ZHANG GUOHAO , REISNER RUSS , PRIKHODKO DMITRI , GUO JIUNN-SHENG , SCOLES BRADLEY D , VIVEIROS DAVID
发明人： LI YANG , ZHU XUANANG , HOANG DINHPHUOC V , ZHANG GUOHAO , REISNER RUSS , PRIKHODKO DMITRI , GUO JIUNN-SHENG , SCOLES BRADLEY D , VIVEIROS DAVID
IPC分类号： H01P5/04 , H01P5/08 , H01P5/12
CPC分类号： H01P5/184 , H01P5/185 , H01P5/187 , Y10T29/49002 , Y10T29/49169 , Y10T29/49208
摘要： A number of couplers are presented that have high-directivity and low coupling coefficient variation. One such coupler includes a first trace associated with a first port and a second port. The first trace includes a first main arm, a first connecting trace connecting the first main arm to the second port, and a non-zero angle between the first main arm and the first connecting trace. Further, the coupler includes a second trace associated with a third port and a fourth port. The second trace includes a second main arm. Another such coupler includes a first trace with a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The first trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. Further, the coupler includes a second trace, which includes a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The second trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. Another such coupler includes a first trace associated with a first port and a second port. The first port is configured substantially as an input port and the second port is configured substantially as an output port. The coupler further includes a second trace associated with a third port and a fourth port. The third port is configured substantially as a coupled port and the fourth port is configured substantially as an isolated port. In addition, the coupler includes a first capacitor configured to introduce a discontinuity to induce a mismatch in the coupler.
摘要翻译：呈现出具有高方向性和低耦合系数变化的多个耦合器。一个这样的耦合器包括与第一端口和第二端口相关联的第一迹线。第一迹线包括第一主臂，将第一主臂连接到第二端口的第一连接迹线以及第一主臂与第一连接轨迹之间的非零角度。此外，耦合器包括与第三端口和第四端口相关联的第二迹线。第二轨迹包括第二主臂。另一个这样的耦合器包括第一迹线，第一迹线具有基本上平行于第二边缘的第一边缘并且在长度上基本上等于第二边缘。第一迹线包括基本上平行于第四边缘的第三边缘。第四个边缘分为三个部分。外部段是距离第三边缘的第一距离。中间段是距离第三边缘的第二距离。此外，耦合器包括第二迹线，其包括基本上平行于第二边缘并且基本上等于第二边缘的长度的第一边缘。第二迹线包括基本上平行于第四边缘的第三边缘。第四个边缘分为三个部分。外部段是距离第三边缘的第一距离。中间段是距离第三边缘的第二距离。另一个这样的耦合器包括与第一端口和第二端口相关联的第一迹线。第一端口被配置为基本上作为输入端口，并且第二端口基本上被配置为输出端口。耦合器还包括与第三端口和第四端口相关联的第二迹线。第三端口基本上被配置为耦合端口，第四端口基本上被配置为隔离端口。另外，耦合器包括被配置为引入不连续性以引起耦合器中的失配的第一电容器。

2. 发明申请

WO2012016087A2 REDUCING COUPLING COEFFICIENT VARIATION IN COUPLERS 审中-公开
标题翻译：降低耦合器中的耦合系数变化
公开(公告)号：WO2012016087A2
公开(公告)日：2012-02-02
申请号：PCT/US2011/045799
申请日：2011-07-28
申请人： SKYWORKS SOLUTIONS, INC. , LI, Yang , ZHU, Xuanang , HOANG, Dinhphuoc, V. , ZHANG, Guohao , REISNER, Russ , PRIKHODKO, Dmitri , GUO, Jiunn-Sheng , SCOLES, Bradley, D. , VIVEIROS, David
发明人： LI, Yang , ZHU, Xuanang , HOANG, Dinhphuoc, V. , ZHANG, Guohao , REISNER, Russ , PRIKHODKO, Dmitri , GUO, Jiunn-Sheng , SCOLES, Bradley, D. , VIVEIROS, David
IPC分类号： H01P5/04 , H01P5/08 , H01P5/12
CPC分类号： H01P5/184 , H01P5/185 , H01P5/187 , Y10T29/49002 , Y10T29/49169 , Y10T29/49208
摘要： A number of couplers are presented that have high-directivity and low coupling coefficient variation. One such coupler includes a first trace associated with a first port and a second port. The first trace includes a first main arm, a first connecting trace connecting the first main arm to the second port, and a non-zero angle between the first main arm and the first connecting trace. Further, the coupler includes a second trace associated with a third port and a fourth port. The second trace includes a second main arm. Another such coupler includes a first trace with a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The first trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. Further, the coupler includes a second trace, which includes a first edge substantially parallel to a second edge and substantially equal in length to the second edge. The second trace includes a third edge substantially parallel to a fourth edge. The fourth edge is divided into three segments. The outer segments are a first distance from the third edge. The middle segment is a second distance from the third edge. Another such coupler includes a first trace associated with a first port and a second port. The first port is configured substantially as an input port and the second port is configured substantially as an output port. The coupler further includes a second trace associated with a third port and a fourth port. The third port is configured substantially as a coupled port and the fourth port is configured substantially as an isolated port. In addition, the coupler includes a first capacitor configured to introduce a discontinuity to induce a mismatch in the coupler.
摘要翻译：提出了许多具有高方向性和低耦合系数变化的耦合器。一个这样的耦合器包括与第一端口和第二端口相关联的第一迹线。第一轨迹包括第一主臂，将第一主臂连接到第二端口的第一连接迹线以及第一主臂和第一连接迹线之间的非零角度。此外，耦合器包括与第三端口和第四端口相关联的第二迹线。第二条曲线包括第二条主臂。另一个这样的耦合器包括第一迹线，第一迹线具有基本上平行于第二边缘的第一边缘并且与第二边缘的长度基本相等。第一迹线包括基本平行于第四边缘的第三边缘。第四条边被分成三段。外部分是距第三边缘的第一距离。中间部分距第三边缘第二距离。此外，耦合器包括第二迹线，该第二迹线包括基本上平行于第二边缘并且长度基本上与第二边缘相等的第一边缘。第二轨迹包括基本平行于第四边缘的第三边缘。第四条边被分成三段。外部分是距第三边缘的第一距离。中间部分距第三边缘第二距离。另一个这样的耦合器包括与第一端口和第二端口相关联的第一迹线。第一端口基本上被配置为输入端口，第二端口基本上被配置为输出端口。该耦合器还包括与第三端口和第四端口相关联的第二迹线。第三端口实质上配置为耦合端口，并且第四端口实质上配置为隔离端口。此外，该耦合器包括第一电容器，该第一电容器被配置为引入不连续性以引起耦合器中的不匹配。

3. 发明申请

WO2011163333A2 SANDWICH STRUCTURE FOR DIRECTIONAL COUPLER 审中-公开
标题翻译：方向耦合器的三维结构
公开(公告)号：WO2011163333A2
公开(公告)日：2011-12-29
申请号：PCT/US2011/041401
申请日：2011-06-22
申请人： SKYWORKS SOLUTIONS, INC. , LI, Yang , ZHU, Xuanang , PRIKHODKO, Dmitri
发明人： LI, Yang , ZHU, Xuanang , PRIKHODKO, Dmitri
IPC分类号： H01P5/18 , H01P3/08
CPC分类号： H01P5/187
摘要： A sandwich strip coupled coupler implemented in a multi-layer substrate, such as a multi-layer printed circuit board. In one example, the sandwich strip coupled coupler includes a main arm having a first main arm section and a second main arm section disposed above the first main arm section, the first and second main arm sections being electrically connected together, and a coupled arm disposed between the first and second main arm sections, the first main arm section, the coupled arm and the second main arm section forming a sandwich structure.
摘要翻译：实现在多层基板（例如多层印刷电路板）中的夹层板耦合耦合耦合器。在一个示例中，夹层板耦合耦合器包括主臂，其具有设置在第一主臂部分上方的第一主臂部分和第二主臂部分，第一和第二主要臂部分电连接在一起，在第一和第二主臂部分之间，第一主臂部分，联接臂和第二主要臂部分形成夹层结构。

4. 发明申请

WO2011163333A3 SANDWICH STRUCTURE FOR DIRECTIONAL COUPLER 审中-公开
标题翻译：方向耦合器的三维结构
公开(公告)号：WO2011163333A3
公开(公告)日：2012-03-15
申请号：PCT/US2011041401
申请日：2011-06-22
申请人： SKYWORKS SOLUTIONS INC , LI YANG , ZHU XUANANG , PRIKHODKO DMITRI
发明人： LI YANG , ZHU XUANANG , PRIKHODKO DMITRI
IPC分类号： H01P5/18 , H01P3/08
CPC分类号： H01P5/187
摘要： A sandwich strip coupled coupler implemented in a multi-layer substrate, such as a multi-layer printed circuit board. In one example, the sandwich strip coupled coupler includes a main arm having a first main arm section and a second main arm section disposed above the first main arm section, the first and second main arm sections being electrically connected together, and a coupled arm disposed between the first and second main arm sections, the first main arm section, the coupled arm and the second main arm section forming a sandwich structure.
摘要翻译：实现在多层基板（例如多层印刷电路板）中的夹层板耦合耦合耦合器。在一个示例中，夹层板耦合耦合器包括主臂，其具有设置在第一主臂部分上方的第一主臂部分和第二主臂部分，第一和第二主要臂部分电连接在一起，在第一和第二主臂部分之间，第一主臂部分，联接臂和第二主要臂部分形成夹层结构。

5. 发明申请

WO2006056952A3 CURRENT LIMITING CIRCUIT FOR RF POWER AMPLIFIER 审中-公开
标题翻译：射频功率放大器的电流限制电路
公开(公告)号：WO2006056952A3
公开(公告)日：2007-04-26
申请号：PCT/IB2005053884
申请日：2005-11-23
申请人： KONINKL PHILIPS ELECTRONICS NV , HUG JOHN J , PRIKHODKO DMITRI P , VAN BEZOOIJEN ADRIANUS
发明人： HUG JOHN J , PRIKHODKO DMITRI P , VAN BEZOOIJEN ADRIANUS
IPC分类号： H03F1/52
CPC分类号： H03F1/52 , H03F2200/456 , H03F2200/462 , H03F2200/474 , H03F2200/477
摘要： A current limiting circuit, especially for an RF power amplifier (PA) having a power control loop. The circuit is adapted to sense a representation of a bias current fed to a final stage of the PA. The sensed representation of the bias current is compared to a predetermined reference current and a signal is fed back to the power control loop upon the sensed representation of the bias current exceeding the reference current so as to limit output current of the PA. This provides a limitation of a current drawn by the PA which is generally insensitive to supply voltage and temperature variations. Optionally, a second circuit may be added to limit current drawn by the PA. The second circuit comprising a high accuracy VI converter that is adapted to compare a voltage VLIM representing a feed-back voltage of the power control loop and a predetermined reference voltage VBGAP. The circuit is operatively connected to the VI converter so as to reduce the output current lout upon the voltage VLIM representing the feed-back voltage exceeding the predetermined reference voltage VBGAP. Under antenna mismatch conditions both circuits help to limit a supply current drawn by the PA compared to prior art power control loops that are unable to detect and limit a high current draw under mismatch conditions.
摘要翻译：一种限流电路，特别是具有功率控制回路的RF功率放大器（PA）。电路适于感测馈送到PA的最终级的偏置电流的表示。将感测到的偏置电流的表示与预定的参考电流进行比较，并且在检测到的超过参考电流的偏置电流的表示之后将信号反馈到功率控制环路，以便限制PA的输出电流。这提供了对PA的电流的限制，其通常对电源电压和温度变化不敏感。可选地，可以添加第二电路以限制由PA吸取的电流。第二电路包括高精度VI转换器，其适于将表示功率控制回路的反馈电压的电压VLIM与预定参考电压VBGAP进行比较。该电路可操作地连接到VI转换器，以便减少表示超过预定参考电压VBGAP的反馈电压的电压VLIM上的输出电流。在天线不匹配条件下，与现有技术的功率控制回路相比，两个电路有助于限制由PA引起的电源电流，这些功率控制回路在不匹配条件下无法检测和限制高电流消耗。

6. 发明申请

WO2006072840A1 CURRENT LIMITING AMPLIFIER 审中-公开
标题翻译：电流限制放大器
公开(公告)号：WO2006072840A1
公开(公告)日：2006-07-13
申请号：PCT/IB2005/053891
申请日：2005-11-24
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , HUG, John, J. , PRIKHODKO, Dmitri, P. , VAN BEZOOIJEN, Adrianus
发明人： HUG, John, J. , PRIKHODKO, Dmitri, P. , VAN BEZOOIJEN, Adrianus
IPC分类号： H03F1/52
CPC分类号： H03F1/52 , H03F1/523 , H03F3/45183
摘要： A current limiting circuit, especially for an RF power amplifier (PA) having a power control loop. The current limiting circuit comprises a high accuracy VI converter that is adapted to compare a voltage VLIM representing a feed-back voltage of the power control loop and a predetermined reference voltage VBGAP. The circuit is operatively connected to the VI converter so as to reduce the output current lout upon the voltage VLIM representing the feed-back voltage exceeding the predetermined reference voltage VBGAP. This provides a limitation of a current drawn by the PA which is generally insensitive to supply voltage and temperature variations. Optionally, a second circuit may be added to limit current drawn by the PA. The second circuit being adapted to sense a bias current fed to a final stage of the PA and feed back to the power control loop upon the sensed bias current exceeding a certain threshold. Under antenna mismatch conditions both circuits helps to limit a supply current drawn by the PA compared to prior art power control loops that are unable to detect and limit a high current draw under mismatch conditions.
摘要翻译：一种限流电路，特别是具有功率控制回路的RF功率放大器（PA）。限流电路包括高精度VI转换器，其适于将表示功率控制回路的反馈电压的电压VLIM与预定参考电压VBGAP进行比较。该电路可操作地连接到VI转换器，以便减少表示超过预定参考电压VBGAP的反馈电压的电压VLIM上的输出电流。这提供了对PA的电流的限制，其通常对电源电压和温度变化不敏感。可选地，可以添加第二电路以限制由PA吸取的电流。第二电路适于感测馈送到PA的最后级的偏置电流，并且在检测到的偏置电流超过某个阈值时反馈到功率控制环路。在天线不匹配条件下，与现有技术的功率控制回路相比，两个电路有助于限制由PA引起的电源电流，这些功率控制回路在不匹配条件下无法检测和限制高电流消耗。

7. 发明申请

WO2006056952A2 CURRENT LIMITING CIRCUIT FOR RF POWER AMPLIFIER 审中-公开
标题翻译：射频功率放大器的电流限制电路
公开(公告)号：WO2006056952A2
公开(公告)日：2006-06-01
申请号：PCT/IB2005/053884
申请日：2005-11-23
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , HUG, John, J. , PRIKHODKO, Dmitri, P. , VAN BEZOOIJEN, Adrianus
发明人： HUG, John, J. , PRIKHODKO, Dmitri, P. , VAN BEZOOIJEN, Adrianus
CPC分类号： H03F1/52 , H03F2200/456 , H03F2200/462 , H03F2200/474 , H03F2200/477
摘要： A current limiting circuit, especially for an RF power amplifier (PA) having a power control loop. The circuit is adapted to sense a representation of a bias current fed to a final stage of the PA. The sensed representation of the bias current is compared to a predetermined reference current and a signal is fed back to the power control loop upon the sensed representation of the bias current exceeding the reference current so as to limit output current of the PA. This provides a limitation of a current drawn by the PA which is generally insensitive to supply voltage and temperature variations. Optionally, a second circuit may be added to limit current drawn by the PA. The second circuit comprising a high accuracy VI converter that is adapted to compare a voltage VLIM representing a feed-back voltage of the power control loop and a predetermined reference voltage VBGAP. The circuit is operatively connected to the VI converter so as to reduce the output current lout upon the voltage VLIM representing the feed-back voltage exceeding the predetermined reference voltage VBGAP. Under antenna mismatch conditions both circuits help to limit a supply current drawn by the PA compared to prior art power control loops that are unable to detect and limit a high current draw under mismatch conditions.
摘要翻译：一种限流电路，特别是具有功率控制回路的RF功率放大器（PA）。电路适于感测馈送到PA的最终级的偏置电流的表示。将感测到的偏置电流的表示与预定的参考电流进行比较，并且在检测到的超过参考电流的偏置电流的表示之后将信号反馈到功率控制环路，以便限制PA的输出电流。这提供了对PA的电流的限制，其通常对电源电压和温度变化不敏感。可选地，可以添加第二电路以限制由PA吸取的电流。第二电路包括高精度VI转换器，其适于将表示功率控制回路的反馈电压的电压VLIM与预定参考电压VBGAP进行比较。该电路可操作地连接到VI转换器，以便减少表示超过预定参考电压VBGAP的反馈电压的电压VLIM上的输出电流。在天线不匹配条件下，与现有技术的功率控制回路相比，两个电路有助于限制由PA引起的电源电流，这些功率控制回路在不匹配条件下无法检测和限制高电流消耗。

8. 发明申请

WO2006038189A1 DUAL BIAS CONTROL CIRCUIT 审中-公开
标题翻译：双偏置控制电路
公开(公告)号：WO2006038189A1
公开(公告)日：2006-04-13
申请号：PCT/IB2005/053269
申请日：2005-10-05
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , PRIKHODKO, Dmitri, P. , OOIJMAN, Remco , LOK, Pieter , SLUIJTER, Jeroen
发明人： PRIKHODKO, Dmitri, P. , OOIJMAN, Remco , LOK, Pieter , SLUIJTER, Jeroen
IPC分类号： H03F1/02
CPC分类号： H03F1/30 , H03F1/0205 , H03F1/0211 , H03F1/0261 , H03F2200/18 , H03F2200/504 , H03F2200/75
摘要： The present invention relates to a bias control circuit and method for supplying a bias signal to at least one stage of an amplifier circuit, wherein a dual bias control is provided by generating a bias current and additionally using this bias current to derive a control signal for limiting a supply voltage of the at least one amplifier stage in response to the control signal. Thereby, a compression of the output signal of the amplifier stage, which results from the voltage limitation, can be realized in addition to the base current steering. This leads to a decrease in small signal gain and thus reduced output noise.
摘要翻译：本发明涉及一种用于向放大器电路的至少一级提供偏置信号的偏置控制电路和方法，其中通过产生偏置电流来提供双偏压控制，并且另外使用该偏置电流来导出用于响应于控制信号限制至少一个放大器级的电源电压。因此，除了基极电流转向之外，还可以实现由电压限制引起的放大器级的输出信号的压缩。这导致小信号增益的降低，从而降低输出噪声。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式