会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • MEMORY CELLS
    • 记忆细胞
    • WO2009059906A1
    • 2009-05-14
    • PCT/EP2008/064459
    • 2008-10-24
    • ICERA INCMONK KENNETH, Trevor
    • MONK KENNETH, Trevor
    • H01L27/11
    • H01L27/1104G11C11/412H01L27/0207H01L27/11
    • A method of manufacturing an integrated circuit (IC), comprising: defining a plurality of continuous active areas; forming conducting lines extending over the active areas; and using the conducting lines as a mask, introducing dopant into the active areas. Connections are provided between doped regions and conducting lines to form first and second circuit portions, at least one active area being continuous between those portions. In that active area, connections are provided between doped regions and conducting lines to form a pair of diode-connected transistors in reverse bias to one another between the first and second circuit portions, connected so as to leave a shared, unconnected doped region between the pair. The present invention also relates to a corresponding IC.
    • 一种制造集成电路(IC)的方法,包括:限定多个连续有效区域; 形成延伸在有效区域上的导线; 并且使用导线作为掩模,将掺杂剂引入到有源区域中。 在掺杂区域和导线之间提供连接以形成第一和第二电路部分,至少一个有效区域在这些部分之间是连续的。 在该有源区域中,在掺杂区域和导电线之间提供连接以在第一和第二电路部分之间彼此反向偏压地形成一对二极管连接的晶体管,这些晶体管连接成在第一和第二电路部分之间留下共用的未连接的掺杂区域 对。 本发明还涉及相应的IC。