会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • POWER SEMICONDUCTOR DEVICE
    • 功率半导体器件
    • WO2010142342A1
    • 2010-12-16
    • PCT/EP2009/057261
    • 2009-06-12
    • ABB RESEARCH LTDANTONIOU, MarinaUDREA, FlorinBAUER-HOLZER, Friedhelm
    • ANTONIOU, MarinaUDREA, FlorinBAUER-HOLZER, Friedhelm
    • H01L29/739H01L29/06H01L29/08H01L29/10
    • H01L29/7395H01L29/0634H01L29/0834H01L29/1066H01L29/7392H01L29/7397
    • A power semiconductor device (1) is provided with a semiconductor wafer (10) and a first electrical contact (8) being formed on a first main side (101) of the wafer and a second electrical contact (9) being formed on a second main side (102) of the wafer opposite the first main side (101). The wafer (10) comprises a structure with a plurality of layers of different conductivity types. It comprises at least one source region (2) of the first conductivity type contacting the first electrical contact (8), at least one base region (2) of a second conductivity type contacting the first electrical contact (8), a base layer (4) and a gate electrode, which is electrically insulated by an insulation layer (51) from the source region (2) and the base region (3). The base layer (4) comprises at least one first pillar (41) of the first conductivity type and at least one second pillar (42) of the second conductivity type, the first and second pillars (41, 42) being arranged alternately in the same plane. At least one second pillar (42) is not in contact with the base region (3).
    • 功率半导体器件(1)设置有半导体晶片(10)和形成在晶片的第一主侧(101)上的第一电触点(8),第二电触点(9)形成在第二 所述晶片的与所述第一主侧(101)相对的主侧(102)。 晶片(10)包括具有多层不同导电类型的结构。 它包括与第一电触点(8)接触的至少一个第一导电类型的源区(2),与第一电接触(8)接触的第二导电类型的至少一个基区(2),基层( 4)和通过绝缘层(51)与源极区域(2)和基极区域(3)电绝缘的栅电极。 基底层(4)包括至少一个第一导电类型的第一支柱(41)和至少一个第二导电类型的第二支柱(42),第一和第二支柱(41,42)交替布置在 同一架飞机。 至少一个第二柱(42)不与基部区域(3)接触。