专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2006051471A1 ELECTRONIC DEVICE AND METHOD OF COMMUNICATION RESOURCE ALLOCATION 审中-公开
标题翻译：电子设备和通信资源分配方法
公开(公告)号：WO2006051471A1
公开(公告)日：2006-05-18
申请号：PCT/IB2005/053646
申请日：2005-11-07
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , CIORDAS, Calin , GOOSSENS, Kees, G., W. , RADULESCU, Andrei
发明人： CIORDAS, Calin , GOOSSENS, Kees, G., W. , RADULESCU, Andrei
IPC分类号： H04L12/56
CPC分类号： H04L45/00 , H04L45/40 , H04L47/10 , H04L49/109
摘要： Therefore, an electronic device is provided having a plurality of processing modules (IP1-IP5), an interconnect means (N) for coupling the plurality of processing modules (IP1-IP5) enabling at least one first communication (CII) among the processing modules (IPI-IP5), and at least one first module (D1-D5; NI1-NI7) for communicating with one of the plurality of processing modules (IP1-IP5) through the interconnect means (N) based on at least one second communication (CI). A second communication (CI) is established which is non-intrusive with regards to the first communication (CII).
摘要翻译：因此，提供一种电子设备，具有多个处理模块（IP1-IP5），用于耦合多个处理模块（IP1-IP5）的互连装置（N），所述处理模块（IP1-IP5）使能处理模块中的至少一个第一通信（IPI-IP5）以及至少一个第一模块（D1-D5; NI1-NI7），用于通过所述互连装置（N）与所述多个处理模块（IP1-IP5）之一进行通信，所述至少一个第二通信（CI）。建立了关于第一次通信（CII）的非侵入性的第二通信（CI）。

2. 发明申请

WO2008004185A3 ELECTRONIC DEVICE, SYSTEM ON CHIP AND METHOD FOR MONITORING DATA TRAFFIC 审中-公开
公开(公告)号：WO2008004185A3
公开(公告)日：2008-01-10
申请号：PCT/IB2007/052590
申请日：2007-07-03
申请人： NXP B.V. , GOOSSENS, Kees, G., W. , CIORDAS, Calin , RADULESCU, Andrei
发明人： GOOSSENS, Kees, G., W. , CIORDAS, Calin , RADULESCU, Andrei
IPC分类号： H04L12/56 , G06F13/00
摘要： An electronic device is provided which comprises a plurality of processing units (IPl - IP6; Ml - M4), a network-based interconnect (N) with a plurality of network links (Ll - L6) and a network interface (NI; MNI; DNI) which is associated to at least one of the processing units (IPl - IP6; Ml - M4) and which serves to couple the processing units (IPl - IP6; Ml - M4) to the network-based interconnect (N). The plurality of processing units (IPl - IP6; Ml - M4) communicate among each other via a plurality of communication paths (Cl - C4). At least two communication paths (Cl - C4) are merged along the at least one shared network link (Ll - L6) if a combined bandwidth of the at least two communication paths does not exceed an available bandwidth of the at least one shared network link (L 1 - L6).

3. 发明申请

WO2008004188A1 ELECTRONIC DEVICE, SYSTEM ON CHIP AND METHOD FOR MONITORING A DATA FLOW 审中-公开
标题翻译：电子设备，芯片系统和用于监视数据流的方法
公开(公告)号：WO2008004188A1
公开(公告)日：2008-01-10
申请号：PCT/IB2007/052595
申请日：2007-07-03
申请人： NXP B.V. , CIORDAS, Calin , GOOSSENS, Kees, G., W. , RADULESCU, Andrei
发明人： CIORDAS, Calin , GOOSSENS, Kees, G., W. , RADULESCU, Andrei
IPC分类号： G06F11/34
CPC分类号： H04L43/0876 , G06F11/3485 , G06F11/349
摘要： An electronic device is provided which comprises a plurality of processing units (IPl - IP6), a network-based interconnect (N) coupled to the processing units (IPl - IP6) and at least one monitoring unit (Pl, P2) for monitoring a data flow of at least one first communication path between the processing units (IPl - IP6) and for forwarding monitoring results at least temporarily via at least two separate communication paths (MCl, MC2).
摘要翻译：提供一种电子设备，其包括多个处理单元（IP1-IP6），耦合到处理单元（IP1-IP6）的网络互连（N）和至少一个监视单元（P1，P2）处理单元（IP1-IP6）之间的至少一个第一通信路径的数据流，以及用于经由至少两个单独的通信路径（M C1，MC2）至少临时转发监视结果的数据流。

4. 发明申请

WO2005111823A1 INTEGRATED CIRCUIT AND METHOD FOR BUFFERING TO OPTIMIZE BURST LENGTH IN NETWORKS ON CHIPS 审中-公开
标题翻译：集成电路和缓冲器优化网络中的BURST长度的方法
公开(公告)号：WO2005111823A1
公开(公告)日：2005-11-24
申请号：PCT/IB2005/051580
申请日：2005-05-13
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RADULESCU, Andrei , GOOSSENS, Kees, G., W.
发明人： RADULESCU, Andrei , GOOSSENS, Kees, G., W.
IPC分类号： G06F13/42
CPC分类号： G06F13/4208
摘要： An integrated circuit comprising a plurality of processing modules (M, S) coupled by an interconnect means (N) is provided. A first processing module (M) communicates with a second processing module (S) based on transactions. A first wrapper means (WM1) associated to said second processing module (S) buffers data from said second processing module (S) to be transferred over said interconnect means until a first amount of data is buffered and then transfers said first amount of buffered data to said first processing module (M).
摘要翻译：提供包括由互连装置（N）耦合的多个处理模块（M，S）的集成电路。第一处理模块（M）基于事务与第二处理模块（S）进行通信。与所述第二处理模块（S）相关联的第一包装装置（WM1）缓冲来自所述第二处理模块（S）的数据，以通过所述互连装置传送，直到缓冲第一数据量，然后传送所述第一数量的缓冲数据到所述第一处理模块（M）。

5. 发明申请

WO2004034173A3 INTEGRATED CIRCUIT AND METHOD FOR EXCHANGING DATA 审中-公开
公开(公告)号：WO2004034173A3
公开(公告)日：2004-04-22
申请号：PCT/IB2003/003035
申请日：2003-07-04
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RADULESCU, Andrei , GOOSSENS, Kees, G., W.
发明人： RADULESCU, Andrei , GOOSSENS, Kees, G., W.
IPC分类号： G06F15/173
摘要： An integrated circuit comprising a plurality of processing modules M, S and a network N; RN arranged for providing at least one connection between a first and at least one second module M, S is provided. Said connection supports transactions comprising outgoing messages from the first module to the second modules and return messages from the second modules to the first module. Said integrated circuit comprises at least one dropping means DM for dropping data exchanged by said first and second module M, S. Accordingly, an alternative scheme for transaction completion is provided, where full and immediate transaction completion is merely applied for certain cases. The invention is based on the idea to allow the dropping of data in certain cases.

6. 发明申请

WO2007122547A2 ELECTRONIC DEVICE WITH END-TO-END FLOW CONTROL OF MESSAGES 审中-公开
标题翻译：具有端到端流量控制的电子设备
公开(公告)号：WO2007122547A2
公开(公告)日：2007-11-01
申请号：PCT/IB2007/051361
申请日：2007-04-17
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , MURALI, Srinivasan , COENEN, Martijn, F., A. , RADULESCU, Andrei , GOOSSENS, Kees, G., W.
发明人： MURALI, Srinivasan , COENEN, Martijn, F., A. , RADULESCU, Andrei , GOOSSENS, Kees, G., W.
CPC分类号： G06F13/4022 , H04L47/10
摘要： An electronic device is provided which comprises at least one sender (SO - S3) for transmitting data and at least one receiver (R) for receiving data. Furthermore, a network- based interconnect (N) is provided for coupling the at least one sender and the at least one receiver such that a data traffic from the sender is forwarded to the receiver. In addition, at least one separate shared dedicated control interconnect (CI) is coupled between the at least one sender (SO - S3) and the at least one receiver (R) for communicating flow control data between the sender and the receiver.
摘要翻译：提供了一种电子设备，其包括用于发送数据的至少一个发送器（SO-S3）和用于接收数据的至少一个接收器（R）。此外，提供基于网络的互连（N）以用于耦合所述至少一个发送者和所述至少一个接收者，使得来自发送者的数据业务被转发到接收者。另外，至少一个单独的共享专用控制互连（CI）耦合在至少一个发送器（SO-S3）和至少一个接收器（R）之间，用于在发送器和接收器之间传送流量控制数据。

7. 发明申请

WO2006092768A1 ELECTRONIC DEVICE AND A METHOD FOR ARBITRATING SHARED RESOURCES 审中-公开
标题翻译：电子设备和用于分类共享资源的方法
公开(公告)号：WO2006092768A1
公开(公告)日：2006-09-08
申请号：PCT/IB2006/050649
申请日：2006-03-02
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , GOOSSENS, Kees, G., W. , DIELISSEN, John , RADULESCU, Andrei , RIJPKEMA, Edwin , WIELAGE, Paul
发明人： GOOSSENS, Kees, G., W. , DIELISSEN, John , RADULESCU, Andrei , RIJPKEMA, Edwin , WIELAGE, Paul
IPC分类号： H04L12/40
CPC分类号： H04L12/40006 , H04L12/417
摘要： An electronic device is provided comprising a plurality of first shared resources(SRl-SR4) and a plurality of arbiter units (AAUl -AAU4) each for performing an arbitration for at least one of the plurality of shared resources (SRl -SR4). The communication between the arbiter units (AAUl -AAU4) is performed on an asynchronous basis, and the data communication between the first shared resources is performed on an asynchronous basis. Each arbiter unit (AAUl -AAU4) is adapted for sending a first token (T) to at least one neighboring arbiter unit (AAUl -AAU4), and for receiving a second token (T) from at least one neighboring arbiter unit (AAUl -AAU4) to implement a first global notion of time.
摘要翻译：提供一种电子设备，其包括多个第一共享资源（SR1-SR4）和多个仲裁器单元（AAU-A-AU4），每个仲裁单元用于对多个共享资源（SR1-SR4）中的至少一个进行仲裁。仲裁器单元（AAU1〜AU4）之间的通信是在异步的基础上执行的，第一共享资源之间的数据通信是以异步方式执行的。每个仲裁器单元（AAU1 -AAU4）适于向至少一个相邻仲裁器单元（AAU1-AU4）发送第一令牌（T），并且用于从至少一个相邻仲裁器单元（AAU1- AAU4）实施第一个全球时间概念。

8. 发明申请

WO2006059277A2 A DATA PROCESSING SYSTEM AND A METHOD FOR SYNCHRONIZING DATA TRAFFIC 审中-公开
标题翻译：一种数据处理系统和一种同步数据业务的方法
公开(公告)号：WO2006059277A2
公开(公告)日：2006-06-08
申请号：PCT/IB2005/053954
申请日：2005-11-29
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , GOOSSENS, Kees, G., W. , RADULESCU, Andrei
发明人： GOOSSENS, Kees, G., W. , RADULESCU, Andrei
CPC分类号： H04L12/417 , G06F15/78 , H04L12/40032 , H04L12/4625 , H04L41/00 , H04L47/39
摘要： The invention relates to a data processing system and a method for synchronizing data traffic. The data processing system according to the invention comprises a conversion unit, which conversion unit is arranged to convert a first flow control scheme applied in a first sub-network into a second flow control scheme applied in a second sub- network. The conversion unit may cooperate with or be integrated with another component, for example a component which performs conversion of operating frequency between sub¬ networks (clock-domain crossing). For the correct functioning of flow control it is necessary that separate flow control schemes are used for respectively the first sub-network and the second sub-network. The conversion unit performs a conversion between these schemes. For example, if the flow control schemes are credit-based the conversion unit computes the correct amount of credits for the first flow control scheme, based on the amount of credits available in the second flow control scheme. If necessary, credit conversion is performed. The latter is necessary when the flit sizes are different in the first and second sub-network, for example. The conversion unit translates the credits from the second sub-network (which credits represent a certain amount of data elements) into credits for the first sub-network. The number of credits may be different in respectively the first and second sub-network, for the same amount of data elements.
摘要翻译：数据处理系统和用于同步数据业务的方法技术领域本发明涉及用于同步数据业务的数据处理系统和方法。根据本发明的数据处理系统包括转换单元，该转换单元被布置成将在第一子网络中应用的第一流量控制方案转换为在第二子网络中应用的第二流量控制方案。转换单元可以与另一个部件协作或者与另一个部件集成，例如执行子操作频率之间转换操作频率的部件。网络（时钟域交叉）。为了正确的流量控制功能，必须分别为第一子网络和第二子网络分别使用流量控制方案。转换单元执行这些方案之间的转换。例如，如果流量控制方案是基于信用的，则转换单元基于第二流量控制方案中可用的信用量计算第一流量控制方案的正确的信用量。如有必要，进行信用转换。例如，当第一和第二子网中的微粒大小不同时，后者是必要的。转换单元将来自第二子网络（其信用代表一定数量的数据元素）的信用转换为第一子网络的信用。对于相同数量的数据元素，分别在第一和第二子网络中的积分数量可能不同。

9. 发明申请

WO2005103934A1 INTEGRATED CIRCUIT AND METHOD FOR ISSUING TRANSACTIONS 审中-公开
标题翻译：集成电路和发行交易的方法
公开(公告)号：WO2005103934A1
公开(公告)日：2005-11-03
申请号：PCT/IB2005/051196
申请日：2005-04-12
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RADULESCU, Andrei , GOOSSENS, Kees, G., W.
发明人： RADULESCU, Andrei , GOOSSENS, Kees, G., W.
IPC分类号： G06F15/78
CPC分类号： G06F15/7825
摘要： An integrated circuit is provided comprising a plurality of processing modules (M, S) and a network (N) arranged for coupling said processing modules (M, S). Said integrated circuit comprises a first processing module (M) for encoding an atomic operation into a first transaction and for issuing said first transaction to at least one second processing module (S) . In addition, a transaction decoding means (TDM) for decoding the issued first transaction into at least one second transaction is provided.
摘要翻译：提供一种集成电路，其包括多个处理模块（M，S）和布置用于耦合所述处理模块（M，S）的网络（N）。所述集成电路包括用于将原子操作编码到第一事务中的第一处理模块（M），以及用于将所述第一事务发送到至少一个第二处理模块（S）。另外，提供了用于将所发行的第一交易解码为至少一个第二交易的交易解码装置（TDM）。

10. 发明申请

WO2005093591A1 INTEGRATED CIRCUIT AND METHOD FOR TRANSACTION ABORTION 审中-公开
标题翻译：集成电路和交易方式
公开(公告)号：WO2005093591A1
公开(公告)日：2005-10-06
申请号：PCT/IB2005/050909
申请日：2005-03-15
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , RADULESCU, Andrei , GOOSSENS, Kees, G., W.
发明人： RADULESCU, Andrei , GOOSSENS, Kees, G., W.
IPC分类号： G06F13/38
CPC分类号： H04L47/10 , G06F13/382 , H04L47/18 , H04L47/26 , H04L47/27
摘要： An integrated circuit having a plurality of processing modules (M, S) and an interconnect means (N) for coupling said plurality of processing modules (M, S) and for enabling a device-level communication based on transactions between said plurality of processing modules (M, S) is provided. At least one first processing module (M) issues at least one transaction towards at least one second processing module (S). Said integrated circuit comprise at least one transaction abortion unit (TAU) for aborting at least one transaction issued from said first module (M) by receiving an abort request (abt) issued by said first module (M), by initiating a discard of said at least one transaction to be aborted, and by issuing a response (abt ack) indicating the success/failure of the requested transaction abortion.
摘要翻译：一种集成电路，具有多个处理模块（M，S）和用于耦合所述多个处理模块（M，S）的互连装置（N），并且用于基于所述多个处理模块之间的事务实现设备级通信（M，S）。至少一个第一处理模块（M）向至少一个第二处理模块（S）发出至少一个事务。所述集成电路包括至少一个交易流产单元（TAU），用于通过接收由所述第一模块（M）发出的中止请求（abt）来中止所述第一模块（M）发出的至少一个交易，通过发起所述至少一个要中止的交易，以及通过发出指示所请求的交易流产的成功/失败的响应（abt ack）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式