专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US11593105B2 Vector logical operation and test instructions with result negation 有权
公开(公告)号：US11593105B2
公开(公告)日：2023-02-28
申请号：US16236439
申请日：2018-12-29
申请人： Intel Corporation
发明人： ElMoustapha Ould-Ahmed-Vall
IPC分类号： G06F9/305 , G06F9/30
摘要： Systems, methods, and apparatuses relating to performing logical operations on packed data elements and testing the results of that logical operation to generate a packed data resultant are described. In one embodiment, a processor includes a decoder to decode an instruction into a decoded instruction, the instruction having fields that identify a first packed data source, a second packed data source, and a packed data destination, and an opcode that indicates a bitwise logical operation to perform on the first packed data source and the second packed data source and indicates a width of each element of the first packed data source and the second packed data source; and an execution circuit to execute the decoded instruction to perform the bitwise logical operation indicated by the opcode on the first packed data source and the second packed data source to produce a logical operation result of packed data elements having a same width as the width indicated by the opcode, perform a test operation on each element of the logical operation result to set a corresponding bit in a packed data test operation result to a first value when any of the bits in a respective element of the logical operation result are set to the first value, and set the corresponding bit to a second value otherwise, and store the packed data test operation result into the packed data destination.

2. 发明授权

US10126976B2 Integrating sign extensions for loads 有权
公开(公告)号：US10126976B2
公开(公告)日：2018-11-13
申请号：US15436138
申请日：2017-02-17
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Michael K. Gschwind
IPC分类号： G06F9/302 , G06F9/305 , G06F9/312 , G06F3/06 , G06F12/0875 , G06F9/30 , G06F7/499
摘要： An address and a data size are provided to a rotator. The rotator stores, based on the address and the data size, a data element in a location having a defined number of positions. The data element includes one or more data units and the one or more data units are aligned correctly in one or more positions of the location based on a predefined position in the location to receive a selected data unit of the one or more data units. The rotator replicates a value of a chosen data unit of the one or more data units to one or more other positions of the location.

3. 发明授权

US09804842B2 Method and apparatus for efficiently managing architectural register state of a processor 有权
公开(公告)号：US09804842B2
公开(公告)日：2017-10-31
申请号：US14581535
申请日：2014-12-23
申请人： Intel Corporation
发明人： Jesus Corbal San Adrian , Dennis R. Bradford , Benjamin C. Chaffin , Taraneh Bahrami , Jonathan C. Hall , Thomas B. Maciukenas , Roger Gramunt , Rohan Sharma
IPC分类号： G06F9/302 , G06F9/305 , G06F9/312 , G06F9/315 , G06F15/76 , G06F9/30 , G06F15/80
CPC分类号： G06F9/30036 , G06F9/30018 , G06F9/30032 , G06F9/30072 , G06F9/30101 , G06F15/8084
摘要： An apparatus and method for efficiently managing the architectural state of a processor. For example, one embodiment of a processor comprises: a source mask register to be logically subdivided into at least a first portion to store a usable portion of a mask value and a second portion to store an indication of whether the usable portion of the mask value has been updated; a control register to store an unusable portion of the mask value; architectural state management logic to read the indication to determine whether the mask value has been updated prior to performing a store operation, wherein if the mask value has been updated, then the architectural state management logic is to read the usable portion of the mask value from the first portion of the source mask register and zero out bits of the unusable portion of the mask value to generate a final mask value to be saved to memory, and wherein if the mask value has not been updated, then the architectural state management logic is to concatenate the usable portion of the mask value with the unusable portion of the mask value read from the control register to generate a final mask value to be saved to memory.

4. 发明授权

US09785435B1 Floating point instruction with selectable comparison attributes 有权
公开(公告)号：US09785435B1
公开(公告)日：2017-10-10
申请号：US15335914
申请日：2016-10-27
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Jonathan D. Bradbury , Michael K. Gschwind , Silvia Melitta Mueller , Brett Olsson , Eric M. Schwarz
IPC分类号： G06F7/38 , G06F9/302 , G06F9/305 , G06F7/48 , G06F9/30 , G06F7/499 , G06F7/483
CPC分类号： G06F9/30021 , G06F7/483 , G06F7/49905 , G06F7/49926 , G06F7/49957 , G06F9/3001 , G06F9/30018 , G06F9/30025 , G06F9/30029 , G06F9/30036 , G06F9/30094 , G06F9/30109 , G06F9/30145 , G06F9/30174 , G06F9/30185 , G06F9/455
摘要： An instruction to perform a comparison of a first value and a second value is executed. Based on a control of the instruction, a compare function to be performed is determined. The compare function is one of a plurality of compare functions configured for the instruction, and the compare function has a plurality of options for comparison. A compare option based on the first value and the second value is selected from the plurality of options defined for the compare function, and used to compare the first value and the second value. A result of the comparison is then placed in a select location, the result to be used in processing within a computing environment.

5. 发明授权

US09703558B2 Systems, apparatuses, and methods for setting an output mask in a destination writemask register from a source write mask register using an input writemask and immediate 有权
公开(公告)号：US09703558B2
公开(公告)日：2017-07-11
申请号：US13991877
申请日：2011-12-23
申请人： Victor W. Lee , Daehyun Kim , Tin-Fook Ngai , Jayashankar Bharadwaj , Albert Hartono , Sara Baghsorkhi , Nalini Vasudevan
发明人： Victor W. Lee , Daehyun Kim , Tin-Fook Ngai , Jayashankar Bharadwaj , Albert Hartono , Sara Baghsorkhi , Nalini Vasudevan
IPC分类号： G06F15/76 , G06F9/305 , G06F9/315 , G06F15/80 , G06F9/30
CPC分类号： G06F9/30036 , G06F9/30018 , G06F9/30021 , G06F9/30025 , G06F9/30072 , G06F15/8007 , G06F15/8053 , G06F15/8084 , G06F15/8092
摘要： Embodiments of systems, apparatuses, and methods for performing in a computer processor generation of a predicate mask based on vector comparison in response to a single instruction are described.

6. 发明授权

US09141386B2 Vector logical reduction operation implemented using swizzling on a semiconductor chip 有权
标题翻译：使用在半导体芯片上进行旋转实现的矢量逻辑减少操作
公开(公告)号：US09141386B2
公开(公告)日：2015-09-22
申请号：US12890485
申请日：2010-09-24
申请人： Jeff Wiedemeier , Sridhar Samudrala , Roger Golliver
发明人： Jeff Wiedemeier , Sridhar Samudrala , Roger Golliver
IPC分类号： G06F9/305 , G06F9/30 , G06F15/76 , G06F9/06 , G06F7/00
CPC分类号： G06F9/30029 , G06F7/00 , G06F9/06 , G06F9/30032 , G06F9/30036 , G06F15/76
摘要： A semiconductor processor is described. The semiconductor processor includes logic circuitry to perform a logical reduction instruction. The logic circuitry has swizzle circuitry to swizzle a vector's elements so as to form a swizzle vector. The logic circuitry also has vector logic circuitry to perform a vector logic operation on said vector and said swizzle vector.
摘要翻译：描述半导体处理器。半导体处理器包括执行逻辑减少指令的逻辑电路。逻辑电路具有旋转矢量元件的旋转电路，以便形成旋转矢量。逻辑电路还具有矢量逻辑电路，用于对所述矢量和所述旋转矢量执行矢量逻辑运算。

7. 发明授权

US08713298B2 Fast and compact circuit for bus inversion 失效
标题翻译：快速紧凑的电路用于总线反相
公开(公告)号：US08713298B2
公开(公告)日：2014-04-29
申请号：US13361291
申请日：2012-01-30
申请人： Mayur Joshi
发明人： Mayur Joshi
IPC分类号： G06F11/00 , G06F9/305 , G06F13/20
CPC分类号： G06F13/4217 , G06F7/501 , Y02D10/14 , Y02D10/151
摘要： A processor based system with at least one processor, at least one memory controller and optionally other devices having bussed system with a fast and compact majority voter in the circuitry responsible for the bus inversion decision. The majority voter is implemented in analog circuitry having two branches. One branch sums the advantage of transmitting the bits without inversion, the other sums the advantage of transmitting the bits with inversion. The majority voter computes the bus inversion decision in slightly more than one gate delay by simultaneously comparing current drive in each branch.
摘要翻译：一种基于处理器的系统，具有至少一个处理器，至少一个存储器控制器以及可选的其它设备，其具有在负责总线反转决定的电路中具有快速且紧凑的多数选民的总线系统。多数选民在具有两个分支的模拟电路中实现。一个分支总结了在不反转的情况下发送比特的优点，另外一个总结了利用反演发送比特的优点。多数选民通过同时比较每个分支中的当前驱动器来计算略微多于一个门延迟的总线反转决定。

8. 发明授权

US08583904B2 Processing vectors using wrapping negation instructions in the macroscalar architecture 有权
标题翻译：在宏观架构中使用包装否定指令处理向量
公开(公告)号：US08583904B2
公开(公告)日：2013-11-12
申请号：US13628781
申请日：2012-09-27
申请人： Apple Inc.
发明人： Jeffry E. Gonion
IPC分类号： G06F9/302 , G06F9/305
CPC分类号： G06F8/4441 , G06F9/30018 , G06F9/30029 , G06F9/30036 , G06F9/30072
摘要： Embodiments of a system and a method in which a processor may execute instructions that cause the processor to receive an input vector and a control vector are disclosed. The executed instructions may also cause the processor to perform a negation operation dependent upon the input vector and the control vector.
摘要翻译：公开了一种系统和方法的实施例，其中处理器可以执行使处理器接收输入向量和控制向量的指令。执行的指令还可以使处理器执行取决于输入向量和控制向量的否定操作。

9. 发明申请

US20130166889A1 METHOD AND APPARATUS FOR GENERATING FLAGS FOR A PROCESSOR 有权
标题翻译：用于生成加工商标签的方法和装置
公开(公告)号：US20130166889A1
公开(公告)日：2013-06-27
申请号：US13334286
申请日：2011-12-22
申请人： Srikanth Arekapudi , Saurabh Gupta
发明人： Srikanth Arekapudi , Saurabh Gupta
IPC分类号： G06F9/315 , G06F9/302 , G06F9/305 , G06F9/38
CPC分类号： G06F9/30094 , G06F9/30032
摘要： A method and apparatus are described for generating flags in response to processing data during an execution pipeline cycle of a processor. The processor may include a multiplexer configured generate valid bits for received data according to a designated data size, and a logic unit configured to control the generation of flags based on a shift or rotate operation command, the designated data size and information indicating how many bytes and bits to rotate or shift the data by. A carry flag may be used to extend the amount of bits supported by shift and rotate operations. A sign flag may be used to indicate whether a result is a positive or negative number. An overflow flag may be used to indicate that a data overflow exists, whereby there are not a sufficient number of bits to store the data.
摘要翻译：描述了用于在处理器的执行流水线循环期间响应于处理数据生成标志的方法和装置。处理器可以包括多路复用器，其被配置为根据指定的数据大小为接收的数据生成有效位，以及逻辑单元，被配置为基于移位或旋转操作命令来控制标志的生成，所指定的数据大小和指示多少字节的信息以及用于旋转或移动数据的位。可以使用进位标志来扩展由移位和旋转操作支持的位数。符号标志可以用于指示结果是正数还是负数。可以使用溢出标志来指示存在数据溢出，从而没有足够数量的位来存储数据。

10. 发明申请

US20120151185A1 FINE-GRAINED PRIVILEGE ESCALATION 失效
标题翻译：精细化的特权自治
公开(公告)号：US20120151185A1
公开(公告)日：2012-06-14
申请号：US12967085
申请日：2010-12-14
申请人： Anthony J. Bybell , Anup Wadia
发明人： Anthony J. Bybell , Anup Wadia
IPC分类号： G06F9/318 , G06F9/312 , G06F9/305
CPC分类号： G06F9/30189 , G06F9/30076 , G06F9/3802 , G06F9/382
摘要： A processor and a method for privilege escalation in a processor are provided. The method may comprise fetching an instruction from a fetch address, where the instruction requires the processor to be in supervisor mode for execution, and determining whether the fetch address is within a predetermined address range. The instruction is filtered through an instruction mask and then it is determined whether the instruction, after being filtered through the mask, equals the value in an instruction value compare register. The processor privilege is raised to supervisor mode for execution of the instruction in response to the fetch address being within the predetermined address range and the filtered instruction equaling the value in the instruction value compare register, wherein the processor privilege is raised to supervisor mode without use of an interrupt. The processor privilege returns to its previous level after execution of the instruction.
摘要翻译：提供了一种用于处理器中的特权升级的处理器和方法。该方法可以包括从获取地址获取指令，其中指令要求处理器处于监控模式以执行，以及确定获取地址是否在预定地址范围内。指令通过指令屏蔽过滤，然后确定在通过掩码滤波后的指令是否等于指令值比较寄存器中的值。处理器特权被提升到管理员模式，以响应于提取地址在预定地址范围内执行指令，并且滤波指令等于指令值比较寄存器中的值，其中处理器特权被提升到管理员模式而不使用的中断。执行指令后，处理器权限返回到上一级。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式