专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5375119A Method for handling data transmission frames of variable length with a channel controller and for writing them to a cyclic buffer memory 失效
标题翻译：用于通过信道控制器处理可变长度的数据传输帧并将其写入循环缓冲存储器的方法
公开(公告)号：US5375119A
公开(公告)日：1994-12-20
申请号：US78279
申请日：1993-06-22
申请人： Vesa Koivu
发明人： Vesa Koivu
IPC分类号： H04L29/02 , H04J3/06 , H04L12/00 , H04L12/70 , H04L12/861 , H04L12/933 , H04L29/06 , H04L29/10 , H04Q11/04 , H04L12/66
CPC分类号： H04L12/00 , H04J3/0632 , H04L49/108 , H04L49/90 , H04L49/9031 , H04L49/9042 , H04L2012/5604 , H04L2012/5672 , H04L69/22 , H04Q11/0478
摘要： A method for handling data transmission frames of variable length in the interface between two networks, and for writing them into a cyclic buffer memory (3) wherein the data transmission frames are made of a header field (H) containing at least control data, a data field (D) and an end field of variable length. To obtain flexible buffering, the buffer memory (3) is divided into more than one logical section, each having a header field and a data field. The indicated real length of an incoming frame is taken into account: in the buffer memory operations in such a manner that the channel decoder (4) is interrupted for each frame section which have come from the channel to the area of the buffer, whereby the channel decoder reads the frame sections to its own memory, whereby the last interrupt related to the frame is made on the basis of the indicated real length of the frame when the last section of said frame is in the buffer.
摘要翻译： PCT No.PCT / FI92 / 00292 Sec。 371日期：1993年6月22日 102（e）日期1993年6月22日PCT提交1992年10月29日PCT公布。出版物WO93 / 09623 日期：1993年5月13日。一种用于处理两个网络之间的接口中的可变长度的数据传输帧的方法，并且用于将它们写入循环缓冲存储器（3）中，其中数据传输帧由包含至少控制数据，数据字段（D）和可变长度的结束字段。为了获得灵活的缓冲，缓冲存储器（3）被分成多个逻辑部分，每个逻辑部分都有头部字段和数据字段。考虑到输入帧的所指示的实际长度：在缓冲存储器操作中，以对于从信道到缓冲器的区域的每个帧部分中断信道解码器（4）的方式，由此信道解码器将帧部分读取到其自己的存储器，由此当帧的最后一部分在缓冲器中时，基于所指示的实际长度，进行与该帧相关的最后一个中断。

2. 发明授权

US5406550A Communication systems 失效
标题翻译：通讯系统
公开(公告)号：US5406550A
公开(公告)日：1995-04-11
申请号：US136259
申请日：1993-10-15
申请人： Michael J. McTiffin
发明人： Michael J. McTiffin
IPC分类号： H04J3/24 , H04J13/04 , H04L12/56 , H04W28/06 , H04W88/16 , H04J13/000
CPC分类号： H04W88/16 , H04J3/247 , H04L2012/5604 , H04W28/06
摘要： A communication system for transmission of data from an ATM network to a mobile radio system having an interface apparatus coupled therebetween which is operative to remove from the header of each ATM cell entering the system from the network VPI and VCI data. A translator, responsive to the VPI and VCI data, appropriately codes data formed of the remainder of each cell from which the VPI and VCI data has been removed so that it will be received by a mobile user having an address as indicated by the VPI and CPI data. A second translator responsive to codes corresponding to user addresses produces corresponding VPI and VCI data. A unit for recombining the VPI and VCI data with data formed of the remainder of the cell from which it was removed is provided to thereby produce whole cells suitable for transmission from the system to a mobile terminal.
摘要翻译：一种用于从ATM网络向移动无线电系统传输数据的通信系统，其具有耦合在其间的接口装置，其可操作以从进入网络VPI和VCI数据的每个ATM信元的报头移除。翻译器响应于VPI和VCI数据，适当地对从每个单元的剩余部分形成的数据进行适当的编码，从该VPI和VCI数据已经被去除，从而将由具有由VPI指示的地址的移动用户接收， CPI数据。响应于与用户地址相对应的代码的第二翻译器产生相应的VPI和VCI数据。提供用于将VPI和VCI数据与从其被去除的单元的剩余部分形成的数据重新组合的单元，从而产生适合于从系统传输到移动终端的全部小区。

3. 发明授权

US12028185B2 Methods, systems, and devices for steering packets across multiple access technologies 有权
公开(公告)号：US12028185B2
公开(公告)日：2024-07-02
申请号：US17161386
申请日：2021-01-28
申请人： ARRIS Enterprises LLC
发明人： Thomas Jay Cloonan , Jeffrey Joseph Howe , Cillian O'Tuama , Greg John Gohman
IPC分类号： H04L12/28 , H04J13/00 , H04L12/54 , H04L12/66 , H04L29/06 , H04W12/08 , H04W40/02 , H04L12/70
CPC分类号： H04L12/5601 , H04L12/66 , H04L2012/5604 , H04L2012/562
摘要： Systems and methods for steering data packets among a plurality of available network devices. A device connected to a wide area network through multiple network interfaces may dynamically select which network interface to use to transmit individual packets sent to, and received from, client devices over a local area network.

4. 发明授权

US5421030A Communications system and method for bi-directional communications between an upstream control facility and downstream user terminals 失效
标题翻译：上游控制设备和下游用户终端之间的双向通信的通信系统和方法
公开(公告)号：US5421030A
公开(公告)日：1995-05-30
申请号：US761281
申请日：1991-09-17
申请人： Paul Baran
发明人： Paul Baran
IPC分类号： H04H20/76 , H04L12/28 , H04L12/56 , H04M1/725 , H04N7/10 , H04N7/173 , H04Q11/04 , H04W8/26 , H04W16/14 , H04W72/12 , H04W74/06 , H04W84/14 , H04M11/00
CPC分类号： H04M1/72533 , H04L12/2801 , H04M1/725 , H04N7/10 , H04N7/173 , H04Q11/0478 , H04L2012/5604 , H04L2012/561 , H04L2012/5616 , H04W74/06 , H04W88/085
摘要： Cordless telephones generate cell relay packets. Packets from each cordless telephone are polled by an upstream polling unit avoiding multi-unit interference. Cell packets are transmitted via a cable TV system. Radiated frequencies of the cordless telephones are shifted in frequency as they enter or leave the TV feeder cable to allow frequency reuse. The upstream polling unit appends header information on the cell packets and converts them into standard SONET ATM protocol packets. The cell relay packets are switched by a cell relay type switch to create a cost-effective, alternative telephone system.
摘要翻译：无绳电话产生小区中继分组。来自每个无绳电话的分组由上游轮询单元轮询，避免多单元干扰。信元包通过有线电视系统传输。无绳电话的辐射频率在进入或离开电视馈线电缆以允许频率重用时被频移。上游轮询单元将标题信息附加到小区分组上，并将它们转换成标准的SONET ATM协议分组。小区中继分组由小区中继型交换机切换，以创建成本有效的替代电话系统。

5. 发明授权

US5182753A Method of transmitting signaling messages in a mobile radio communication system 失效
标题翻译：在移动无线电通信系统中发送信令消息的方法
公开(公告)号：US5182753A
公开(公告)日：1993-01-26
申请号：US899166
申请日：1992-06-15
申请人： Jan E. A. S. Dahlin , Krister A. Raith
发明人： Jan E. A. S. Dahlin , Krister A. Raith
IPC分类号： H03M13/27 , H03M13/35 , H04L1/00 , H04L12/56 , H04Q11/04 , H04W72/04
CPC分类号： H04Q11/0478 , H03M13/27 , H03M13/35 , H04L1/0071 , H04L1/0072 , H04L1/0059 , H04L2012/5604 , H04L2012/563 , H04W72/0406
摘要： In a mobile radio communications system, critical signaling messages, e.g., handoff messages, transmitted on a fast associated control channel and/or a slow associated control channel belonging to a digital traffic channel, are more heavily data protected than speech using convolutional coding and interburst interleaving. The coding and interburst interleaving are carried out so as to maintain compatibility with an exiting frame structure.
摘要翻译：在移动无线电通信系统中，在快速相关联的控制信道上发送的关键信令消息（例如，切换消息）和/或属于数字业务信道的慢关联控制信道，比使用卷积编码和突发的语音更重要的数据保护交错。执行编码和突发间交织以便保持与现有帧结构的兼容性。

6. 发明公开

US20240205072A1 APPARATUS AND METHOD FOR LOCATING FAULTS IN ETHERNET RING NETWORKS 审中-公开
公开(公告)号：US20240205072A1
公开(公告)日：2024-06-20
申请号：US18124965
申请日：2023-03-22
申请人： Honeywell International Inc.
发明人： Siyun Zhou , Changqiu Wang , Wei Dai , Baiqing Wu
IPC分类号： H04L41/0659 , H04L12/54
CPC分类号： H04L41/0659 , H04L12/5601 , H04L2012/5604 , H04L2012/5612
摘要： An apparatus and method comprising a memory containing a fault detection program and a processor operably connected to the memory and to a communication network. The communication network is connected to a plurality of processing devices through at least one communication port. The processor is configured to execute the fault detection program to send status requests on the communication network requesting the operational status of the communication port from each processing device and to receive the operational status of the communication port from each processing device. The fault detection program analyzes the received operational status of the communication ports to isolate faults in the communication network between two of the processing devices.

7. 发明授权

US06452927B1 Method and apparatus for providing a serial interface between an asynchronous transfer mode (ATM) layer and a physical (PHY) layer 失效
标题翻译：用于在异步传输模式（ATM）层和物理（PHY）层之间提供串行接口的方法和装置
公开(公告)号：US06452927B1
公开(公告)日：2002-09-17
申请号：US08581242
申请日：1995-12-29
申请人： Craig S. Rich
发明人： Craig S. Rich
IPC分类号： H04L1224
CPC分类号： H04L12/5601 , H04L49/3081 , H04L2012/5604
摘要： An extender circuit provides a serial communication interface between an ATM layer and a PHY layer. The extender circuit includes a first circuit serially coupled to a second circuit. The first circuit communicates in parallel with the ATM layer, and the second circuit communicates in parallel with the PHY layer. The extender circuit additionally includes a serial link which serially transmits signals between the first and second circuits. The serial link includes a first serial link for transmitting a first serial signal from the first circuit to the second circuit, and a second serial link transmitting a second serial signal from the second circuit to the first circuit. The first circuit and the second circuit include similar architecture. The first circuit includes a parallel interface circuit for communicating in parallel with the ATM layer and a serial interface circuit coupled to the parallel interface circuit for serially communicating with the second circuit. The parallel interface circuit includes control circuitry, such as a programmable logic device, and memory circuitry, such as a first-in-first-out (FIFO) memory device. The serial interface circuit includes serializing/deserializing circuitry which includes serializing circuitry for serializing a plurality of parallel signals received from the parallel interface circuit and outputting a plurality of serial output signals. The serializing/deserializing circuitry further includes deserializing circuitry for deserializing a plurality of serial input signals to form a plurality of deserialized signals and providing the deserialized signals to the parallel interface circuit.
摘要翻译：扩展电路在ATM层和PHY层之间提供串行通信接口。扩展器电路包括串联耦合到第二电路的第一电路。第一电路与ATM层并行通信，第二电路与PHY层并行通信。扩展器电路还包括在第一和第二电路之间串行发送信号的串行链路。串行链路包括用于从第一电路向第二电路发送第一串行信号的第一串行链路，以及将第二串行信号从第二电路传输到第一电路的第二串行链路。第一电路和第二电路包括类似的结构。第一电路包括用于与ATM层并行通信的并行接口电路和耦合到并行接口电路的串行接口电路，用于与第二电路串联通信。并行接口电路包括诸如可编程逻辑器件的控制电路和诸如先进先出（FIFO）存储器设备的存储器电路。串行接口电路包括串行/反序列化电路，其包括串行化电路，用于串行从并行接口电路接收的多个并行信号并输出多个串行输出信号。串行化/反序列化电路还包括反序列化电路，用于反序列化多个串行输入信号以形成多个反序列化信号并将并行接口电路提供反序列化信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式