会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • Phase interpolation apparatus, systems, and methods
    • 相位插值设备,系统和方法
    • US20080164930A1
    • 2008-07-10
    • US11649434
    • 2007-01-04
    • Gregory Jason Rausch
    • Gregory Jason Rausch
    • G06F1/04
    • H03H11/20H03K5/13H03K5/15013H03K2005/00052H03K2005/00267H03L7/06H03L7/0812H03L7/0998
    • A phase interpolator circuit may comprise a multiplexer circuit (MUX) to receive a plurality of clock signals at MUX inputs and to output a first clock signal and a second clock signal that are out of phase with each other, a digital to analog converter circuit (DAC) to convert a digital input to first and second DAC output currents such that a sum of the first and second DAC output currents comprises a substantially constant current value, and a weighted averager circuit coupled to the MUX and the DAC. The weighted averager circuit may operate to sum weighted first and second clock signals and to output a phase interpolated clock signal. The first clock signal may be weighted according to the first DAC output current and the second clock signal may be weighted according to the second DAC output current. Other apparatus, systems, and methods are disclosed.
    • 相位插值器电路可以包括多路复用器电路(MUX),用于在MUX输入端接收多个时钟信号,并输出彼此不同相的第一时钟信号和第二时钟信号,数模转换器电路 DAC)将数字输入转换为第一和第二DAC输出电流,使得第一和第二DAC输出电流的总和包括基本上恒定的电流值,以及耦合到MUX和DAC的加权平均器电路。 加权平均器电路可以操作以加权加权的第一和第二时钟信号并输出​​相位内插的时钟信号。 可以根据第一DAC输出电流对第一时钟信号进行加权,并且可以根据第二DAC输出电流对第二时钟信号进行加权。 公开了其他装置,系统和方法。