会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Reading memory data
    • 读取内存数据
    • US09183903B2
    • 2015-11-10
    • US14276648
    • 2014-05-13
    • TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    • Jui-Jen WuShao-Yu Chou
    • G11C7/12G11C7/04G11C7/14G11C11/412G11C11/419G11C19/06G11C11/08
    • G11C7/12G11C7/04G11C7/14G11C11/08G11C11/412G11C11/419G11C19/06
    • A circuit includes one or more memory cells, a data line associated with the one or more memory cells, one or more reference cells, a reference data line associated with the one or more reference cells, a first circuit coupled to the reference data line and the data line, and a second circuit. The first circuit is configured to output a first logical value based on a voltage level of the data line upon occurrence of a voltage level of the reference data line reaching a trip point. The second circuit is configured to output a second logical value based on the voltage level on the data line prior to the occurrence of the voltage level of the reference data line reaching the trip point, and to output the first logical value after the occurrence of the voltage level of the reference data line reaching the trip point.
    • 电路包括一个或多个存储器单元,与一个或多个存储器单元相关联的数据线,一个或多个参考单元,与一个或多个参考单元相关联的参考数据线,耦合到参考数据线的第一电路和 数据线和第二电路。 第一电路被配置为当基准数据线的电压电平达到跳变点时,基于数据线的电压电平输出第一逻辑值。 第二电路被配置为基于在到达跳变点的参考数据线的电压电平发生之前的数据线上的电压电平输出第二逻辑值,并且在发生之后输出第一逻辑值 参考数据线的电压电平达到跳变点。
    • 2. 发明申请
    • READING MEMORY DATA
    • 读取存储器数据
    • US20140247672A1
    • 2014-09-04
    • US14276648
    • 2014-05-13
    • TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    • Jui-Jen WUShao-Yu CHOU
    • G11C7/12
    • G11C7/12G11C7/04G11C7/14G11C11/08G11C11/412G11C11/419G11C19/06
    • A circuit includes one or more memory cells, a data line associated with the one or more memory cells, one or more reference cells, a reference data line associated with the one or more reference cells, a first circuit coupled to the reference data line and the data line, and a second circuit. The first circuit is configured to output a first logical value based on a voltage level of the data line upon occurrence of a voltage level of the reference data line reaching a trip point. The second circuit is configured to output a second logical value based on the voltage level on the data line prior to the occurrence of the voltage level of the reference data line reaching the trip point, and to output the first logical value after the occurrence of the voltage level of the reference data line reaching the trip point.
    • 电路包括一个或多个存储器单元,与一个或多个存储器单元相关联的数据线,一个或多个参考单元,与一个或多个参考单元相关联的参考数据线,耦合到参考数据线的第一电路和 数据线和第二电路。 第一电路被配置为当基准数据线的电压电平达到跳变点时,基于数据线的电压电平输出第一逻辑值。 第二电路被配置为基于在到达跳变点的参考数据线的电压电平发生之前的数据线上的电压电平输出第二逻辑值,并且在发生之后输出第一逻辑值 参考数据线的电压电平达到跳变点。