专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4788540A Raster scan image data display controller including means for reducing flickering 失效
标题翻译：栅格扫描图像数据显示控制器包括用于减少闪烁的装置
公开(公告)号：US4788540A
公开(公告)日：1988-11-29
申请号：US886428
申请日：1986-07-17
申请人： Shigenori Tokumitsu , Masaaki Nishiura
发明人： Shigenori Tokumitsu , Masaaki Nishiura
IPC分类号： H04N7/08 , G09G1/14 , G09G5/18 , G09G5/395 , H04N7/025 , H04N7/03 , H04N7/035 , H04N7/081 , G09G1/00
CPC分类号： G09G1/146 , G09G5/395 , Y10S348/91
摘要： A raster scan image data display controller including a means for reducing flickering comprises an image memory for storing image data items at horizontal and vertical display addresses corresponding to horizontal and vertical coordinates on an image display area, a read-out device for supplying the horizontal and vertical display addresses to the image memory and reading out the image data items from the image memory, a display device for interlaced displaying of the read-out image data on paired scanning lines of two types of fields which are to be formed by a raster scan, a timing control device for synchronizing the horizontal and vertical display addresses with the raster scan of the display device, and a timing switching device for permitting said paired scanning lines of two types of fields formed by the raster scan in association with a timing control by the timing control device, to be switched, so as to select a pair of scanning lines which are situated close to each other.
摘要翻译：包括用于减少闪烁的装置的光栅扫描图像数据显示控制器包括：图像存储器，用于存储与图像显示区域上的水平和垂直坐标对应的水平和垂直显示地址的图像数据项，用于提供水平的读出装置和垂直显示地址到图像存储器并从图像存储器中读出图像数据项;显示装置，用于在通过光栅扫描形成的两种场的成对扫描线上隔行显示读出的图像数据用于使水平和垂直显示地址与显示装置的光栅扫描同步的定时控制装置和用于允许通过光栅扫描形成的两种类型的场的所述成对扫描线与定时控制相关联的定时切换装置定时控制装置被切换，以选择彼此靠近的一对扫描线。

2. 发明授权

US4454506A Method and circuitry for reducing flicker in symbol displays 失效
标题翻译：减少符号显示闪烁的方法和电路
公开(公告)号：US4454506A
公开(公告)日：1984-06-12
申请号：US299531
申请日：1981-09-04
申请人： Arun N. Netravali , Peter Pirsch
发明人： Arun N. Netravali , Peter Pirsch
IPC分类号： H04N5/66 , G09G1/00 , G09G1/14 , G09G1/16 , G09G1/28 , G09G5/02 , G09G5/24 , G09G5/28 , H04N7/025 , H04N7/03 , H04N7/035
CPC分类号： G09G1/146 , G09G5/02
摘要： The flicker which results from large intensity differences in adjacent scan lines of a symbol displayed in an interlaced-field format is reduced by a non-linear signal filter and signal generator. The disclosed filter and signal generator changes the intensity of a scan line adjacent to a scan line of a symbol in response to a detected predetermined intensity difference between the adjacent scan line and the symbol scan line.
摘要翻译：通过非线性信号滤波器和信号发生器减少由以隔行扫描场格式显示的符号的相邻扫描线的强度差大而产生的闪烁。所公开的滤波器和信号发生器响应于相邻扫描线和符号扫描线之间检测到的预定强度差异，改变与符号的扫描线相邻的扫描线的强度。

3. 发明授权

US4649378A Binary character generator for interlaced CRT display 失效
标题翻译：用于隔行CRT显示的二进制字符发生器
公开(公告)号：US4649378A
公开(公告)日：1987-03-10
申请号：US553224
申请日：1983-11-18
申请人： Michael J. Johnson , William R. Hancock
发明人： Michael J. Johnson , William R. Hancock
IPC分类号： G09G5/36 , G09G1/00 , G09G1/14 , G09G1/06
CPC分类号： G09G1/002 , G09G1/146
摘要： An apparatus for flicker reduction and increased writing speed into image memory in a CRT display having an interlaced scan with masking of low priority symbols. The apparatus expands or duplicates adjacent picture elements to provide redundant illumination for alternate fields, thereby providing at least two adjacent illuminated picture elements proximate to a masking image to reduce flickering during the writing of alternate fields. Writing into a single memory location commands illumination of a plurality of adjacent pixels, thereby reducing image memory writing time. The apparatus utilizes an image memory wherein video bit signals are written into only storage locations whose binary x coordinate has a predetermined first digit, and whose binary y coordinate has a predetermined first digit. Signals in storage locations whose addresses correspond to picture elements P.sub.I,J, P.sub.I-1,J, P.sub.I-1, .sub.J+1, and P.sub.I, J+1 are read from the image memory, and a Boolean OR sum signal is generated therefrom which is converted to an analog signal. The picture element P.sub.I,J is illuminated in response to an analog signal representing the Boolean OR sum signal 1.
摘要翻译：一种用于闪烁降低的装置，并且在具有具有低优先级符号掩蔽的隔行扫描的CRT显示器中的图像存储器中增加了写入速度。该装置扩展或复制相邻的图像元素以提供用于替代场的冗余照明，由此提供靠近掩蔽图像的至少两个相邻的照明图像元素，以减少在写入替代场期间的闪烁。写入单个存储器位置命令多个相邻像素的照明，从而减少图像存储器写入时间。该装置利用图像存储器，其中视频比特信号被写入其二进制x坐标具有预定的第一数字并且其二进制y坐标具有预定的第一数字的存储位置。从图像存储器中读取其地址对应于像素PI，J，PI-1，J，PI-1，J + 1和PI，J + 1的存储位置的信号，并从其生成布尔或或和信号其被转换为模拟信号。响应于表示布尔或或和信号1的模拟信号，图像元素PI，J被照亮。

4. 发明授权

US4476464A Arrangement for reducing the display size of characters stored in a character store 失效
标题翻译：用于减少存储在字符存储中的字符的显示大小的布置
公开(公告)号：US4476464A
公开(公告)日：1984-10-09
申请号：US359640
申请日：1982-03-19
申请人： Donald S. Hobbs
发明人： Donald S. Hobbs
IPC分类号： G06F3/153 , G09G1/14 , G09G5/24 , G09G5/26 , G09G1/22
CPC分类号： G09G1/146 , G09G5/24
摘要： An alpha-numeric character generator arrangement having a character store (ROM) in which characters are stored in a character format contained within a co-ordinate character matrix of 10.times.6 discrete character elements. For television interlaced display using a 625-line standard, whole character shapes are displayed in both odd and even fields. For television interlaced display using a 525-line standard, only partial character shapes are displayed in each field, by omitting certain character element rows which are different for each field. The stored character set is so chosen in relation to the omitted character element rows that flicker is minimized. The reduced sized characters, as displayed, allow the same number of rows of characters per frame for the 525-line standard as for the 625-line standard.
摘要翻译：一种具有字符存储（ROM）的字母数字字符发生器装置，其中以包含在10×6个离散字符元素的坐标字符矩阵内的字符格式存储字符。对于使用625行标准的电视隔行显示，在奇数和偶数场均显示全字符形状。对于使用525行标准的电视隔行显示，仅在每个字段中显示部分字符形状，省略对于每个字段不同的某些字符元素行。所存储的字符集相对于省略的字符元素行被选择，闪烁被最小化。如显示的缩小字符字符允许525行标准与625行标准相同数量的每行字符数。

5. 发明授权

US4521774A Raster CRT having balanced pel distribution for flicker reduction 失效
标题翻译：光栅CRT具有平衡的像素分布，用于闪烁降低
公开(公告)号：US4521774A
公开(公告)日：1985-06-04
申请号：US322819
申请日：1981-11-19
申请人： Alan S. Murphy
发明人： Alan S. Murphy
IPC分类号： G09G1/04 , G09G1/14 , G09G1/16
CPC分类号： G09G1/146 , G09G1/04
摘要： A raster-scanned CRT device includes auxiliary vertical deflection means operable during each scan line of the raster to deflect the electron beam selectively between adjacent pairs of uniformly spaced image lines on the screen. Control logic operates in response to video information representing an image to be displayed to write image pels on the screen during two successive field scans of the raster. The auxilliary deflection means is controlled so that the entire image is formed on the image lines, and the field scan in which the pels are allocated for display is selected on-the-fly for successive portions of the input video in such a way that pel imbalance between the two fields constituting the final image is minimized.
摘要翻译：光栅扫描CRT器件包括辅助垂直偏转装置，其可在光栅的每个扫描线期间操作，以在屏幕上相邻的均匀间隔的成对线对之间选择性地偏转电子束。控制逻辑响应于表示要显示的图像的视频信息，以在光栅的两个连续的场扫描期间在屏幕上写入图像像素。控制辅助偏转装置使得整个图像形成在图像线上，并且其中分配用于显示的像素的场扫描被选择在输入视频的连续部分的运行中，使得像素构成最终图像的两个场之间的不平衡被最小化。

6. 发明授权

US4412251A Flicker preventing circuit 失效
标题翻译：防闪烁电路
公开(公告)号：US4412251A
公开(公告)日：1983-10-25
申请号：US298106
申请日：1981-08-31
申请人： Yutaka Tanaka , Toshinobu Isobe
发明人： Yutaka Tanaka , Toshinobu Isobe
IPC分类号： H04N5/21 , G09G1/14 , H04N5/14
CPC分类号： H04N7/0132 , G09G1/146 , Y10S348/91
摘要： A flicker preventing circuit for a television receiver is disclosed which includes a first delay line for delaying an input video signal by one horizontal sweep period and producing a first delayed signal, a second delay line for delaying the input video signal by two horizontal periods and producing a second delayed signal, a switching circuit for selecting either the input video signal or the second delayed signal, the switching circuit being switched alternately according to which of the even and odd interlaced fields, respectively, is being displayed, an adder for adding the output signal from the switching circuit and the first delayed signal each other, and a level changing circuit for changing the level of either the input video signal or the second delayed signal relative to the level of the first delayed signal.
摘要翻译：公开了一种电视接收机防闪烁电路，它包括一个用于将输入视频信号延迟一个水平扫描周期并产生第一延迟信号的第一延迟线，用于将输入视频信号延迟两个水平周期的第二延迟线，并产生第二延迟信号，用于选择输入视频信号或第二延迟信号的切换电路，切换电路根据正在显示的偶数和奇数交错场中的哪一个被交替地切换;加法器，用于将输出来自开关电路的信号和第一延迟信号;以及电平改变电路，用于相对于第一延迟信号的电平改变输入视频信号或第二延迟信号的电平。

7. 发明申请

US20160086552A1 DISPLAY APPARATUS 审中-公开
标题翻译：显示设备
公开(公告)号：US20160086552A1
公开(公告)日：2016-03-24
申请号：US14721560
申请日：2015-05-26
申请人： SAMSUNG DISPLAY CO., LTD.
发明人： HYUN-KYU NAMKUNG , Jai-Hyun Koh , Sung-Jae Park , Nam-Jae Lim , Ik-Soo Lee
IPC分类号： G09G3/36 , G09G3/20
CPC分类号： G09G3/3607 , G09G1/146 , G09G3/2074 , G09G3/3614 , G09G2300/0413 , G09G2300/0426 , G09G2320/0209 , G09G2320/0247
摘要： A display apparatus includes data lines, gate lines, a first pixel unit, a second pixel unit, and a data driver circuit. The data lines extend in a first direction. The gate lines extend in a second direction crossing the first direction. The first pixel unit includes red, green and blue sub pixels. Each of the red, green and blue sub pixels has a short side of the first direction and a long side of the second direction. The second pixel unit includes the red, green and white sub pixels. Each of the red, green and white sub pixels has a short side of the first direction and a long side of the second direction. The data driver circuit outputs a plurality of data voltages to the data lines. Each of the data voltages has a polarity according to an inversion mode.
摘要翻译：显示装置包括数据线，栅极线，第一像素单元，第二像素单元和数据驱动器电路。数据线沿第一方向延伸。栅极线沿与第一方向交叉的第二方向延伸。第一像素单元包括红色，绿色和蓝色子像素。红色，绿色和蓝色子像素中的每一个具有第一方向的短边和第二方向的长边。第二像素单元包括红色，绿色和白色子像素。红色，绿色和白色子像素中的每一个具有第一方向的短边和第二方向的长边。数据驱动电路向数据线输出多个数据电压。每个数据电压具有根据反转模式的极性。

8. 发明授权

US5936621A System and method for reducing flicker on a display 失效
标题翻译：用于减少显示屏上闪烁的系统和方法
公开(公告)号：US5936621A
公开(公告)日：1999-08-10
申请号：US672597
申请日：1996-06-28
申请人： David Medin , Paul J. Weihs
发明人： David Medin , Paul J. Weihs
IPC分类号： G09G1/14 , H04N5/44 , G09G5/00
CPC分类号： H04N7/0132 , G09G1/146 , G09G2320/0247 , Y10S348/91
摘要： A system and method for reducing flicker in a display system using a flicker reduction circuit. The display includes a series of scan lines, each of which includes a set of pixels. The display is controlled by a video signal, which includes a series of video lines containing control variables that control the intensity of the pixels in the corresponding scan line. In one embodiment of the flicker reduction circuit, the flicker reduction circuit receives two of the video lines as input, and delays one of the one video lines using a memory, such that its control variables are synchronized in time with the other undelayed video line. The difference between the intensity of the synchronized pairs of control variables is determined, and the difference is fed into a look-up table. Based on the difference, the look-up table provides a control value that is then applied to one of the original synchronized control variables to provide a modified control variable that reduces flicker on the display screen.
摘要翻译：一种用于减少使用闪烁减少电路的显示系统中的闪烁的系统和方法。显示器包括一系列扫描线，每条扫描线包括一组像素。显示器由视频信号控制，视频信号包括一系列视频行，其中包含控制相应扫描线中像素强度的控制变量。在闪烁降低电路的一个实施例中，闪烁降低电路接收两条视频线作为输入，并且使用存储器延迟一条视频线中的一条，使得其控制变量与另一个未延迟的视频行在时间上同步。确定同步控制变量对的强度之间的差异，并将差值馈送到查找表中。基于差异，查找表提供了一个控制值，然后将其应用于原始的同步控制变量之一，以提供一个减少显示屏上闪烁的修改控制变量。

9. 发明授权

US5742349A Memory efficient video graphics subsystem with vertical filtering and scan rate conversion 失效
标题翻译：内存高效的视频图形子系统，具有垂直扫描和扫描速率转换
公开(公告)号：US5742349A
公开(公告)日：1998-04-21
申请号：US646523
申请日：1996-05-07
申请人： Tat Cheung Choi , Peter J. Lim
发明人： Tat Cheung Choi , Peter J. Lim
IPC分类号： G09G1/14 , G09G1/16 , G09G5/00 , H04N11/20
CPC分类号： G09G5/006 , G09G1/146 , G09G1/16 , G09G2310/0229 , G09G2320/0247
摘要： A graphics subsystem converts a first graphics data stream for display on a computer monitor having a first refresh rate into a second graphics data stream for a television monitor having a second, slower refresh rate. The graphics subsystem has a first memory for storing one horizontal scan line of pixel data and a second memory for storing one half of a horizontal scan line of pixel data. Multiplexers direct data to a first summing circuit from an input port and from the first memory itself, so that a first horizontal line of input pixel data is initially stored in the first memory and a second horizontal line of input pixel data is combined with the first horizontal line of data by the first summing circuit, and the resulting combined pixel data is stored in back into the first memory. A controller sends the combined pixel data from the first memory to a second summing circuit while a next horizontal line of input pixel data is received. The second summing circuit combines that next horizontal line of input pixel data with data from the first memory so as to generate vertically averaged pixel data that is then stored in the second memory. The vertically averaged pixel data in the second memory is sent to an output port at a rate of no less than one half the rate at which pixel data is being received at the input port.
摘要翻译：图形子系统将用于在具有第一刷新率的计算机监视器上显示的第一图形数据流转换成具有第二较慢刷新率的电视监视器的第二图形数据流。图形子系统具有用于存储像素数据的一个水平扫描线的第一存储器和用于存储像素数据的水平扫描线的一半的第二存储器。多路复用器将数据从输入端口和第一存储器本身引导到第一求和电路，使得初始地将第一水平行的输入像素数据存储在第一存储器中，并且输入像素数据的第二水平线与第一通过第一求和电路的水平线数据，并将所得到的组合像素数据存储回第一存储器。控制器将组合的像素数据从第一存储器发送到第二求和电路，同时接收下一个输入像素数据的水平行。第二加法电路将输入像素数据的下一行水平线与来自第一存储器的数据相结合，以产生然后存储在第二存储器中的垂直平均像素数据。第二存储器中的垂直平均像素数据以不小于在输入端口处接收像素数据的速率的一半的速率被发送到输出端口。

10. 发明授权

US5450138A Display monitor 失效
标题翻译：显示器
公开(公告)号：US5450138A
公开(公告)日：1995-09-12
申请号：US49431
申请日：1993-04-20
申请人： Satoru Tomimatsu , Kazuo Emmoto
发明人： Satoru Tomimatsu , Kazuo Emmoto
IPC分类号： G09G1/00 , G09G1/14 , G09G5/00 , G09G5/10 , H04N5/57
CPC分类号： G09G1/002 , G09G1/146 , H04N5/57 , G09G2320/0606 , G09G2320/0626 , G09G2320/066 , Y10S348/91
摘要： A display monitor includes a contrast controller which produces a contrast control signal that varies with time an intensity control signal, which is supplied from an intensity controller to a video signal controller, by being superimposed on the intensity control signal or a video signal inputted to the video signal controller. The contrast control signal varies in the form of a 1/f fluctuation so that the intensity of display varies with time, thereby reducing the screen flicker caused by the scanning operation of a constant period, whereby fatigue of the eyes of the operator in a long-term screen watching job is alleviated.
摘要翻译：显示监视器包括对比度控制器，其产生对比度控制信号，该对比度控制信号随着时间而变化，该强度控制信号通过叠加在强度控制信号或输入到视频信号控制器的视频信号上而从强度控制器提供给视频信号控制器视频信号控制器。对比度控制信号以1 / f波动的形式变化，使得显示的强度随时间而变化，从而减少由恒定周期的扫描操作引起的屏幕闪烁，由此长时间的操作者的眼睛的疲劳 - 屏幕观看工作得到缓解。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式