专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07225390B2 Semiconductor memory device provided with error correcting code circuitry 有权
标题翻译：具有纠错码电路的半导体存储器件
公开(公告)号：US07225390B2
公开(公告)日：2007-05-29
申请号：US10617040
申请日：2003-07-11
申请人： Yutaka Ito , Kiyoshi Nakai
发明人： Yutaka Ito , Kiyoshi Nakai
IPC分类号： H03M13/00
CPC分类号： G11C11/40615 , G06F11/1012 , G11C11/406 , G11C2211/4062
摘要： A semiconductor synchronous dynamic random access memory (SDRAM) device capable of correcting bits having a low error rate in a Pause Refresh Tail distribution and of reducing a data holding current by lengthening a refresh period so that the refresh period exceeds a period for a Pause Refresh real power. The semiconductor memory device is made up of a 16-bit SDRAM having a Hamming Code and including an ECC (Error Correcting Code) circuit made up of an encoding circuit controlled by a first test signal to output a parity bit corresponding to an information bit, a decoding circuit controlled by second test signal to output an error location detecting signal indicating an error bit in codeword, and an error correcting circuit controlled by a third test signal to input an error location detecting signal and to output an error bit in a reverse manner.
摘要翻译：一种半导体同步动态随机存取存储器（SDRAM）装置，其能够在暂停刷新尾部分配中校正具有低错误率的比特，并且通过延长刷新周期来减少数据保持电流，使得刷新周期超过暂停刷新的周期真正的权力。半导体存储器件由具有汉明码的16位SDRAM构成，并包括由第一测试信号控制的编码电路组成的ECC（纠错码）电路，以输出对应于信息位的奇偶位，由第二测试信号控制的解码电路，以输出指示码字中的错误位的错误位置检测信号，以及由第三测试信号控制的纠错电路，以输入错误位置检测信号并以相反的方式输出错误位。

2. 发明授权

US06795362B2 Power controlling method for semiconductor storage device and semiconductor storage device employing same 有权
标题翻译：半导体存储装置的功率控制方法及采用该半导体存储装置的半导体存储装置
公开(公告)号：US06795362B2
公开(公告)日：2004-09-21
申请号：US10227950
申请日：2002-08-27
申请人： Kiyoshi Nakai , Yutaka Ito , Takeshi Hashimoto , Hideaki Kato
发明人： Kiyoshi Nakai , Yutaka Ito , Takeshi Hashimoto , Hideaki Kato
IPC分类号： G11C700
CPC分类号： G11C7/1018 , G11C11/406 , G11C2207/2227
摘要： A method for controlling power for a semiconductor storage device and the semiconductor storage device are provided which enable power consumption to be greatly reduced in a standby state. The power control method uses an ultra-low power consumption mode in which power control can be exerted in the standby state. In the ultra-low power consumption mode, a burst self-refresh state, power-OFF state, and power-ON state are provided. In the burst self-refresh state, memory cells are refreshed in a centralized manner. In the power-OFF state, an internal power source circuit can be partially turned OFF. In the power-ON state, internal power sources having been partially turned OFF are turned ON. Therefore, it is possible to greatly reduce power consumption in the standby state.
摘要翻译：提供了一种用于控制半导体存储装置和半导体存储装置的电力的方法，其在待机状态下能够大大降低功耗。功率控制方法使用能够在待机状态下进行功率控制的超低功耗模式。在超低功耗模式中，提供突发自刷新状态，断电状态和通电状态。在突发自刷新状态下，以集中方式刷新存储单元。在断电状态下，内部电源电路可以部分地断开。在通电状态下，部分断开的内部电源被接通。因此，可以大大降低待机状态下的功耗。

3. 发明申请

US20140308592A1 METHOD OF MANUFACTURING DISPERSION LIQUID FOR ELECTRODE CATALYST, DISPERSION LIQUID FOR ELECTRODE CATALYST, METHOD OF MANUFACTURING ELECTRODE CATALYST, ELECTRODE CATALYST, ELECTRODE STRUCTURE, MEMBRANE ELECTRODE ASSEMBLY, FUEL CELL AND AIR CELL 审中-公开
标题翻译：制造电极催化剂的分散液的方法，电极催化剂的分散液，制造电极催化剂的方法，电极催化剂，电极结构，膜电极组件，燃料电池和空气电池
公开(公告)号：US20140308592A1
公开(公告)日：2014-10-16
申请号：US14342636
申请日：2012-09-05
申请人： Hajime Maki , Yutaka Ito , Yoshinari Sawabe , Kenichiro Ota
发明人： Hajime Maki , Yutaka Ito , Yoshinari Sawabe , Kenichiro Ota
IPC分类号： H01M4/92 , H01M4/88
CPC分类号： H01M4/926 , H01M4/8807 , H01M4/8853 , H01M4/8878 , H01M4/9041 , H01M4/925
摘要： A method of manufacturing a dispersion liquid for an electrode catalyst, the method comprising a step of supporting a precious metal on the surface of a carrier by an electrodeposition process using a raw material mixed solution in which a particulate carrier is dispersed in a solvent and a compound including the precious metal element is dissolved in the solvent, wherein the carrier has oxygen reduction capability and is free of precious metal elements.
摘要翻译：一种制造电极催化剂用分散液的方法，该方法包括以下步骤：通过使用其中将颗粒状载体分散在溶剂中的原料混合溶液的电沉积工艺将贵金属担载在载体表面上，包含贵金属元素的化合物溶解在溶剂中，其中载体具有氧还原能力并且不含贵金属元素。

4. 发明申请

US20130192985A1 ELECTRODE CATALYST 审中-公开
标题翻译：电极催化剂
公开(公告)号：US20130192985A1
公开(公告)日：2013-08-01
申请号：US13808142
申请日：2011-07-06
申请人： Takeshi Hattori , Yutaka Ito , Hajime Maki , Hideto Imai , Kenichiro Ota
发明人： Takeshi Hattori , Yutaka Ito , Hajime Maki , Hideto Imai , Kenichiro Ota
IPC分类号： C25B11/04 , H01M4/86
CPC分类号： C25B11/0405 , C25B11/0415 , C25B11/0447 , H01M4/8605 , H01M4/8652 , H01M4/8657 , H01M4/8673 , H01M4/88 , H01M4/9016
摘要： An electrode catalyst, including: a metal compound which contains an oxygen atom and at least one metal element selected from a group consisting of Group 4 elements and Group 5 elements in the long-form periodic table, and a carbonaceous material which covers at least part of the metal compound; wherein an oxygen deficiency index, which is represented as an inverse number of a peak value of a first nearest neighbor element in a radial distribution function obtained by Fourier-transforming an EXAFS oscillation in EXAFS measurement of the metal element, is 0.125 to 0.170; and a crystallinity index, which is represented as a peak value of a second nearest neighbor element in the radial distribution function, is 4.5 to 8.0.
摘要翻译：一种电极催化剂，包括：含有氧原子的金属化合物和选自长型周期表中的第4族元素和第5族元素的至少一种金属元素，以及覆盖至少部分的碳质材料的金属化合物; 其中，通过对金属元素的EXAFS测量中的EXAFS振荡进行傅里叶变换而获得的径向分布函数中的第一最近相邻元素的峰值的倒数表示的氧缺乏指数为0.125〜0.170，在径向分布函数中表示为第二最近相邻元素的峰值的结晶度指数为4.5〜8.0。

5. 发明授权

US08437195B2 Power-off apparatus, systems, and methods 有权
标题翻译：断电装置，系统和方法
公开(公告)号：US08437195B2
公开(公告)日：2013-05-07
申请号：US13355841
申请日：2012-01-23
申请人： Yutaka Ito , Adrian J. Drexler , Brandi M. Jones
发明人： Yutaka Ito , Adrian J. Drexler , Brandi M. Jones
IPC分类号： G11C11/34
CPC分类号： G11C11/4074 , G11C5/14 , G11C5/144 , G11C7/20 , G11C11/4072
摘要： Some embodiments include apparatus, systems, and methods having a voltage generator to generate a voltage, a memory cell including a storage node associated with a storage node voltage, and a power controller to provide a signal to the voltage generator such that the voltage generated by the voltage generator rises from a voltage less than a reference voltage to a voltage less than the storage node voltage, and such that the voltage generated by the voltage generator is less than or equal to the storage node voltage, at least partially in response to the apparatus entering into a mode. Other embodiments are described.
摘要翻译：一些实施例包括具有用于产生电压的电压发生器的装置，系统和方法，包括与存储节点电压相关联的存储节点的存储单元和功率控制器，以向电压发生器提供信号，使得由电压发生器从小于参考电压的电压升高到小于存储节点电压的电压，并且使得由电压发生器产生的电压小于或等于存储节点电压，至少部分地响应于进入模式的装置。描述其他实施例。

6. 发明申请

US20130062086A1 POWER TOOL 审中-公开
标题翻译：电动工具
公开(公告)号：US20130062086A1
公开(公告)日：2013-03-14
申请号：US13698231
申请日：2011-04-12
申请人： Yutaka Ito , Katsuhiro Oomori , Mizuho Nakamura , Tomomasa Nishikawa , Hironori Mashiko
发明人： Yutaka Ito , Katsuhiro Oomori , Mizuho Nakamura , Tomomasa Nishikawa , Hironori Mashiko
IPC分类号： B25B21/02 , B25B23/147
CPC分类号： B25B23/1405 , B25B23/1475
摘要： The present invention provides a power tool for tightening a fastener. The power tool includes a motor, a hammer, an anvil, and a control unit. The hammer is intermittently or continuously rotatable in a forward direction by the motor. The anvil is impacted by the hammer rotated in the forward direction. The control unit controls the hammer to continuously rotate at a first number of rotations, and to intermittently rotate at a second number of rotations lower than the first number of rotations when a prescribed time has elapsed from the rotation of the hammer at the first number of rotations, and then to intermittently rotate at a third number of rotations lower than the second number of rotations when a predetermined time has elapsed from the rotation of the hammer at the second number of rotations.
摘要翻译：本发明提供一种用于紧固紧固件的电动工具。电动工具包括马达，锤子，砧座和控制单元。锤子通过马达在向前方向间歇地或连续地旋转。砧座被向前方向旋转的锤子撞击。控制单元控制锤以第一转数连续旋转，并且当从第一数量的锤的旋转经过规定的时间以后，以比第一转数低的第二转数间歇地旋转然后当在第二转数时从锤的旋转经过预定时间时，以低于第二转数的第三转数间歇地旋转。

7. 发明授权

US08386886B2 Method, system, and apparatus for distributed decoding during prolonged refresh 有权
标题翻译：长时间刷新时分布式解码的方法，系统和装置
公开(公告)号：US08386886B2
公开(公告)日：2013-02-26
申请号：US13273765
申请日：2011-10-14
申请人： Yutaka Ito , Takuya Nakanishi
发明人： Yutaka Ito , Takuya Nakanishi
IPC分类号： G11C29/00
CPC分类号： G06F11/106 , H03M13/15 , H03M13/1515 , H03M13/152 , H03M13/19 , H03M13/23 , H03M13/2957
摘要： Methods, apparatuses and systems are disclosed for preserving, verifying, and correcting data in DRAM device during a power-saving mode. In the power-saving mode, memory cells in the DRAM device may be refreshed using a self-refresh operation. This self-refresh operation may allow bit errors to occur in the DRAM device. However, by employing error correction coding (ECC), embodiments of the present invention may detect and correct these potential errors that may occur in the power-saving mode. Furthermore, a partial ECC check cycle is employed to check and correct a sub-set of the memory cells during a periodic self-refresh process that occurs during the power-saving mode.
摘要翻译：公开了在省电模式期间保存，验证和校正DRAM装置中的数据的方法，装置和系统。在省电模式下，可以使用自刷新操作刷新DRAM装置中的存储单元。该自刷新操作可能允许在DRAM器件中发生位错误。然而，通过采用纠错编码（ECC），本发明的实施例可以检测和校正在省电模式下可能发生的这些潜在错误。此外，在省电模式期间发生的周期性自刷新过程中，采用部分ECC校验周期来检查和校正存储器单元的子集。

8. 发明授权

US08384284B2 Phosphors having high light emission luminescence 失效
标题翻译：具有高发光发光的荧光体
公开(公告)号：US08384284B2
公开(公告)日：2013-02-26
申请号：US12933382
申请日：2009-03-18
申请人： Kenji Toda , Kazuyoshi Uematsu , Mineo Sato , Tetsu Umeda , Yutaka Ito
发明人： Kenji Toda , Kazuyoshi Uematsu , Mineo Sato , Tetsu Umeda , Yutaka Ito
IPC分类号： C09K11/66 , C09K11/54 , C09K11/59 , H01J1/62
CPC分类号： C09K11/7734 , H01J61/44
摘要： Provided are phosphors that can exhibit higher emission luminance. Phosphors in which the activator is included in a compound represented by Formula xM1O.M2O.yM3O2 (wherein M1 represents one or more of a group comprising Ca, Sr and Ba, M2 represents Mg and/or Zn, M3 represents Si and/or Ge, x is a value in the range 4 to 6 and y is a value in the range 2 to 4). Phosphors represented by Formula M15(1−z)EuzM2M33O12 (wherein M1, M2 and M3 have the same meanings as above, and z is a value in the range 0.0001 to 0.3). The above phosphors have the same crystal structure as bredigite.
摘要翻译：提供可以表现出更高发光亮度的荧光体。其中活化剂包括在由式xM1O.M2O.yM3O2表示的化合物中的荧光体（其中M1表示包含Ca，Sr和Ba的一种或多种，M2表示Mg和/或Zn，M3表示Si和/或Ge ，x是4〜6的范围内的值，y是2〜4的范围的值）。由式M15（1-z）表示的荧光体EuzM2M33O12（其中M1，M2和M3具有与上述相同的含义，z是0.0001至0.3的范围内的值）。上述荧光体具有与白云石相同的晶体结构。

9. 发明申请

US20130008679A1 Power Tool 审中-公开
标题翻译：电动工具
公开(公告)号：US20130008679A1
公开(公告)日：2013-01-10
申请号：US13496852
申请日：2011-03-11
申请人： Tomomasa Nishikawa , Nobuhiro Takano , Kazutaka Iwata , Hironori Mashiko , Katsuhiro Oomori , Mizuho Nakamura , Yutaka Ito
发明人： Tomomasa Nishikawa , Nobuhiro Takano , Kazutaka Iwata , Hironori Mashiko , Katsuhiro Oomori , Mizuho Nakamura , Yutaka Ito
IPC分类号： B25B21/02 , B25B23/147
CPC分类号： B25B23/1475 , B25B21/02
摘要： An electronic pulse driver includes a motor, a hammer, an anvil, an end tool mounting unit, a power supply unit, and a control unit. The hammer is rotationally driven in forward and reverse directions by the motor. The anvil is rotated upon striking the hammer against the anvil as a result of a rotation of the hammer in the forward direction after rotation of the hammer in the reverse direction for obtaining a distance for acceleration in the forward direction. The power supply unit alternately supplies to the motor a forward electric power and a reverse electric power in a first cycle. The control unit controls the power supply unit to alternately supplies the forward electric power and the reverse electric power in a second cycle shorter than the first cycle when an electric current flowing to the motor increases to a prescribed value.
摘要翻译：电子脉冲驱动器包括马达，锤子，砧座，端部工具安装单元，电源单元和控制单元。锤由马达沿正反方向旋转驱动。砧座由于锤子沿相反方向旋转之后沿向前方向的旋转而撞击砧座而旋转，以获得在向前方向上的加速的距离。电源单元在第一周期中交替地向电动机供给正向电力和反向电力。控制单元控制供电单元，当流过电动机的电流增加到规定值时，在比第一周期短的第二周期中交替地供给正向电力和反向电力。

10. 发明授权

US08325552B2 Control of inputs to a memory device 有权
标题翻译：控制到存储设备的输入
公开(公告)号：US08325552B2
公开(公告)日：2012-12-04
申请号：US13222858
申请日：2011-08-31
申请人： Yutaka Ito , Masayoshi Nomura , Keiichiro Abe
发明人： Yutaka Ito , Masayoshi Nomura , Keiichiro Abe
IPC分类号： G11C7/00
CPC分类号： G11C8/18 , G11C7/1078 , G11C7/109 , G11C11/406 , G11C11/40615 , G11C11/4076 , G11C2207/2227 , G11C2211/4067
摘要： A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.
摘要翻译：存储器件包括命令解码器和控制接口逻辑。一个或多个外部输入，例如行和列地址选通，通过控制接口逻辑与命令解码器通信。控制信号也与控制接口逻辑通信。在存储器件中的困倦模式操作期间，自刷新信号使控制信号禁止外部输入。当外部输入禁用时，退出困倦模式时，命令危害会降低。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式