会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method for forming dual damascene structure
    • 形成双镶嵌结构的方法
    • US06258713B1
    • 2001-07-10
    • US09454005
    • 1999-12-03
    • Chia-Chieh YuYueh-Feng Ho
    • Chia-Chieh YuYueh-Feng Ho
    • H01L2144
    • H01L21/76849H01L23/53238H01L2924/0002H01L2924/00
    • A method of forming a dual damascene structure. A first dielectric layer is formed over a substrate, and then the first dielectric layer is planarized. The first dielectric layer is etched to form a dual damascene opening that includes a via opening and a trench. The via opening exposes a conductive layer in the substrate. A metallic is formed in the via openings and the trenches so that a metallic interconnect and a via are formed at the same time. A cap layer is formed on the metallic layer. An additional etching stop layer may form on the cap layer and the substrate. A second dielectric layer is formed over the substrate. The second dielectric layer is etched to form a via opening that exposes a portion of the cap layer.
    • 形成双镶嵌结构的方法。 第一介电层形成在衬底上,然后第一介电层被平坦化。 蚀刻第一电介质层以形成包括通孔开口和沟槽的双镶嵌开口。 通孔开口在衬底中暴露导电层。 在通路开口和沟槽中形成金属,从而同时形成金属互连和通孔。 在金属层上形成盖层。 在盖层和衬底上可形成附加的蚀刻停止层。 第二介质层形成在衬底上。 蚀刻第二电介质层以形成露出帽层的一部分的通孔。
    • 3. 发明授权
    • Method of manufacturing interconnect
    • 制造互连的方法
    • US6133143A
    • 2000-10-17
    • US340928
    • 1999-06-28
    • Jy-Hwang LinChing-Hsing HsiehYueh-Feng HoChia-Chieh Yu
    • Jy-Hwang LinChing-Hsing HsiehYueh-Feng HoChia-Chieh Yu
    • H01L21/311H01L21/60H01L21/768H01L21/4763
    • H01L21/76897H01L21/31133H01L21/76802H01L21/76814H01L21/76877
    • The invention provides a method of manufacturing a metal interconnect. A substrate having a metal line formed thereon is provided. An anti-reflection layer is formed on the metal line. A dielectric layer with a relatively low dielectric constant is formed over the substrate. A patterned photoresist layer is formed on the dielectric layer. The patterned photoresist layer has an opening exposing a portion of the dielectric layer. The portion of the dielectric layer exposed by the opening is removed to form a via hole. The patterned photoresist layer is removed by an O.sub.2 --H.sub.2 O--CF.sub.4 plasma. The pressure of the O.sub.2 --H.sub.2 O--CF.sub.4 plasma is about 800-1000 torr. A cleaning process is performed by a post-stripper rinse solution and de-ionized water without using an acetone solution. A barrier layer is formed over the substrate by chemical vapor deposition. A metal nucleation is performed for a long time by chemical vapor deposition to form metal nuclei on the barrier layer. A metal layer is formed to fill the via hole by chemical vapor deposition.
    • 本发明提供一种制造金属互连的方法。 提供其上形成有金属线的基板。 在金属线上形成防反射层。 在衬底上形成介电常数较低的电介质层。 在电介质层上形成图案化的光致抗蚀剂层。 图案化的光致抗蚀剂层具有露出电介质层的一部分的开口。 通过开口暴露的电介质层的部分被去除以形成通孔。 通过O 2 -H 2 O-CF 4等离子体去除图案化的光致抗蚀剂层。 O2-H2O-CF4等离子体的压力约为800-1000乇。 在不使用丙酮溶液的情况下,通过脱胶器冲洗溶液和去离子水进行清洁处理。 通过化学气相沉积在衬底上形成阻挡层。 通过化学气相沉积长时间进行金属成核,以在阻挡层上形成金属核。 形成金属层以通过化学气相沉积填充通孔。
    • 5. 发明授权
    • Method for forming metallic layer using inspected mask
    • 使用检查掩模形成金属层的方法
    • US6143652A
    • 2000-11-07
    • US063672
    • 1998-04-21
    • Chia-Chieh Yu
    • Chia-Chieh Yu
    • H01L21/02H01L21/3213H01L21/768H01L21/44B44C1/22G03C5/00H01L21/4763
    • H01L21/02071H01L21/32136H01L21/32139H01L21/76886
    • A method for forming a high-quality aluminum-copper alloy pattern over a semiconductor substrate. The method first forms an aluminum-copper alloy layer over a semiconductor substrate, and then performs a rapid thermal processing operation to remelt copper extracts into the alloy bulk. Subsequently, a photoresist layer is formed over the alloy layer. Finally, the alloy layer is etched to transfer the pattern from the photoresist layer to the metallic alloy layer. Unlike a conventional method that can lead to abnormal conduction due to the presence of extracts that are difficult to etch, this invention uses a thermal operation to remove the extracts before etching is conducted. Hence, the masking effect due to etching is mostly prevented.
    • 一种在半导体衬底上形成高质量的铝 - 铜合金图案的方法。 该方法首先在半导体衬底上形成铝 - 铜合金层,然后进行快速热处理操作,以将铜提取物重熔为合金块体。 随后,在合金层上形成光致抗蚀剂层。 最后,蚀刻合金层以将图案从光致抗蚀剂层转移到金属合金层。 与由于难以蚀刻的提取物的存在而导致异常传导的常规方法不同,本发明使用热操作来在进行蚀刻之前除去提取物。 因此,大部分防止了蚀刻引起的掩蔽效应。
    • 6. 发明授权
    • Damascene process
    • 镶嵌过程
    • US06197678B1
    • 2001-03-06
    • US09241742
    • 1999-02-01
    • Chia-Chieh Yu
    • Chia-Chieh Yu
    • H01L214763
    • H01L21/02282H01L21/0212H01L21/312H01L21/76802H01L21/76808H01L2221/1026
    • A damascene process, applicable to a semiconductor substrate, with a patterned first mask layer formed thereon. A part of the substrate not covered by the first mask layer is exposed, while a first dielectric layer is formed on the exposed part of the substrate. The first mask is then removed to form a first opening in the first dielectric layer. A conformal barrier layer is formed on the substrate and the first dielectric layer, followed by filling the first opening with a metal plug. Alternatively, a dual damascene process is disclosed where a second patterned mask layer is formed in first opening and covers a part of the first dielectric layer, while a part of the first dielectric layer is exposed. A second dielectric layer is formed on the exposed part of the first dielectric layer. The second patterned mask layer is removed to form a second opening and to expose the first opening. Consequently, the conformal barrier layer is formed on the substrate and the dielectric layers, before filling the openings with the metal plug.
    • 可应用于其上形成图案化的第一掩模层的半导体衬底的镶嵌工艺。 未被第一掩模层覆盖的衬底的一部分被暴露,而在衬底的暴露部分上形成第一电介质层。 然后移除第一掩模以在第一介电层中形成第一开口。 在基板和第一介电层上形成保形阻挡层,然后用金属塞填充第一开口。 或者,公开了一种双镶嵌工艺,其中第一图案化掩模层形成在第一开口中并且覆盖第一介电层的一部分,同时暴露第一介电层的一部分。 第二电介质层形成在第一电介质层的暴露部分上。 去除第二图案化掩模层以形成第二开口并露出第一开口。 因此,在用金属插塞填充开口之前,在基板和电介质层上形成保形阻挡层。
    • 8. 发明授权
    • Method of reworking photoresist layer
    • 光刻胶层的再加工方法
    • US06475707B2
    • 2002-11-05
    • US09746516
    • 2000-12-22
    • Chia-Chieh Yu
    • Chia-Chieh Yu
    • G03F738
    • G03F7/427H01L21/0276
    • A method of reworking a photoresist layer. A silicon chip having an insulation layer, a bottom anti-reflection coating and a photoresist layer thereon is provided. The photoresist layer has already been light-exposed and developed. A wet etching operation is carried out to remove a large portion of the photoresist layer. A low-temperature plasma treatment incapable of transforming the anti-reflection coating structure is conducted to remove the hardened residual photoresist material. A new photoresist layer is formed over the bottom anti-reflection coating.
    • 一种对光致抗蚀剂层进行再加工的方法。 提供了具有绝缘层,底部抗反射涂层和其上的光致抗蚀剂层的硅芯片。 光致抗蚀剂层已经被曝光和显影。 进行湿蚀刻操作以去除大部分光致抗蚀剂层。 进行不能转换抗反射涂层结构的低温等离子体处理以去除硬化的残留光致抗蚀剂材料。 在底部抗反射涂层上形成新的光致抗蚀剂层。
    • 10. 发明授权
    • Method for forming a via
    • 形成通孔的方法
    • US06274493B1
    • 2001-08-14
    • US09227975
    • 1999-01-08
    • Chia-Chieh Yu
    • Chia-Chieh Yu
    • H01L2144
    • H01L21/76814H01L21/31133H01L21/31138
    • An improved method of forming a via on a semiconductor substrate forms a conductive line thereon and then forms an inter-metal dielectric layer over the conductive line. A patterned photoresist layer is formed on the inter-metal dielectric layer. A portion of the inter-metal dielectric layer is removed to expose the conductive line using the photoresist layer as a mask to form a via hole, wherein the via hole is subsequently used to form a via. A high density plasma process is performed to remove the photoresist layer. The photoresist layer remaining on the substrate is removed with a solvent.
    • 在半导体衬底上形成通孔的改进方法在其上形成导电线,然后在导电线上形成金属间介电层。 在金属间介电层上形成图案化的光致抗蚀剂层。 去除金属间电介质层的一部分以使用光致抗蚀剂层作为掩模露出导线,以形成通孔,其中通孔随后用于形成通孔。 执行高密度等离子体处理以除去光致抗蚀剂层。 用溶剂除去残留在基板上的光致抗蚀剂层。