会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Active filter circuit with reduced noise
    • 有源滤波电路噪声降低
    • US07009446B2
    • 2006-03-07
    • US09860457
    • 2001-05-21
    • Yoshikazu YoshidaAkira Yoshida
    • Yoshikazu YoshidaAkira Yoshida
    • H03B1/00
    • H03H11/0444
    • Input conversion noises of a filter circuit are reduced. The circuit has plural circuit arrangements obtained by dividing the filter circuit so as to include at least one voltage controlled current source, and at least one circuit arrangement is an amplification circuit having an amplifying function for amplifying an input signal to the filter circuit at a set amplification factor. The amplification element circuit has: a loop circuit constructed by plural intra-loop voltage controlled current sources in which mutual conductance values have a predetermined corresponding relation; and a corresponding capacitor connected to a node in the loop circuit and having a capacitance depending on the corresponding relation so as to set a potential at the node to a predetermined potential corresponding to the amplification factor, and amplification element circuit has an electric nature which is independent of the amplification factor when seeing from the input side of the filter circuit.
    • 降低了滤波电路的输入转换噪声。 电路具有通过将滤波电路分压成包含至少一个压控电流而获得的多个电路装置,并且至少一个电路装置是放大电路,具有放大功能,用于放大一组输入信号到滤波电路 放大系数。 放大元件电路具有:由多个环路内受压电流源构成的环路电路,其中互导值具有预定的对应关系; 以及相应的电容器,其连接到环路电路中的节点并且具有取决于相应关系的电容,以便将节点处的电位设置为与放大系数对应的预定电位,并且放大元件电路具有电性质 与从滤波器电路的输入侧观察时的放大系数无关。
    • 2. 发明授权
    • Filter circuit
    • 滤波电路
    • US06819167B2
    • 2004-11-16
    • US10340595
    • 2003-01-13
    • Yoshikazu YoshidaAkira Yoshida
    • Yoshikazu YoshidaAkira Yoshida
    • H03K500
    • H03H11/0422
    • A filter circuit having an input resistance portion including a first transconductor having a positive input port impressed with a first voltage, a negative input port impressed with a second voltage, a positive output port and a negative output port; a second transconductor having a positive input port impressed with the second voltage, a negative input port impressed with a third voltage, a positive output port and a negative output port; and a third transconductor having a positive input port coupled to the positive output ports of the first and second transconductors and the negative output port of the third transconductor, a negative input port coupled to the negative output ports of the first and second transconductors and the positive output port of the third transconductor, a positive output port and a negative output port.
    • 一种滤波器电路,具有输入电阻部分,该输入电阻部分包括具有被加入第一电压的正输入端的第一跨导体,被加压第二电压的负输入端口,正输出端口和负输出端口; 第二跨导体,其具有被施加于第二电压的正输入端;负输入端被第三电压,正输出端和负输出端; 以及第三跨导体,其具有耦合到第一和第二跨导体的正输出端口和第三跨导体的负输出端口的正输入端口,耦合到第一和第二跨导体的负输出端口的负输入端口以及正极输入端口 输出端口,正输出端口和负输出端口。
    • 3. 发明授权
    • Elastic integrated circuit
    • 弹性集成电路
    • US06680990B1
    • 2004-01-20
    • US09578698
    • 2000-05-26
    • Yoshikazu YoshidaAkira Yoshida
    • Yoshikazu YoshidaAkira Yoshida
    • H04L2540
    • G11C7/22
    • The present invention provides a simple smaller-sized elastic integrated circuit having a lower power, to which data synchronized with a first clock is input and which outputs data synchronized with a second clock. The elastic integrated circuit includes a read address counter which operates with an internal clock to output a read address count value; a delay circuit to which the read address count value is input and which delays and outputs the read address count value by a predetermined time period; a write address counter which operates using the read address count value output from the delay circuit with a clock externally input so as to output a write address count value; and a memory circuit which writes data input thereto by the write address count value and reads data written therein by the read address count value.
    • 本发明提供了一种具有较低功率的简单的较小尺寸的弹性集成电路,与第一时钟同步的数据被输入到该第一时钟并输出与第二时钟同步的数据。 弹性集成电路包括:读地址计数器,其与内部时钟一起工作以输出读地址计数值; 读取地址计数值被输入的延迟电路,并且将读取地址计数值延迟并输出预定时间段; 写地址计数器,其使用从外部输入的时钟从延迟电路输出的读地址计数值进行操作,以便输出写地址计数值; 以及存储器电路,其通过写入地址计数值写入输入的数据,并读取其中写入的读取地址计数值的数据。
    • 6. 发明申请
    • NAVIGATION DEVICE AND METHOD OF CHANGING ROUTE FOR NAVIGATION DEVICE
    • 导航装置和改变导航装置路由的方法
    • US20140372025A1
    • 2014-12-18
    • US14373745
    • 2012-02-23
    • Yoshikazu Yoshida
    • Yoshikazu Yoshida
    • G01C21/36
    • G01C21/36G01C21/343G01C21/3611G01C21/3664
    • It is an object of the present invention to improve the operability of the operation of changing a route by setting a new waypoint or destination point in a navigation device. To accomplish the object, the navigation device according to the present invention includes: a route searching unit that searches for a route from a departure point through waypoints to a destination point; a display controller that produces a screen display which allows one desired location among the departure point and at least one of the waypoints passed through to be designated as a new waypoint or destination point in one operation; and a route changing unit that changes the route searched for by the route searching unit in accordance with the designation performed by the one operation.
    • 本发明的目的是通过在导航装置中设定新的航路点或目的地点来改善改变路线的操作的可操作性。 为了实现该目的,根据本发明的导航装置包括:路线搜索单元,其搜索从出发点经过路点到目的地点的路线; 显示控制器,其产生屏幕显示,其允许在一个操作中将出发点和所经过的点中的至少一个之间的一个期望位置指定为新的航路点或目的地点; 以及路线改变单元,其根据由一次操作执行的指定来改变由路径搜索单元搜索到的路线。