会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method for forming bit lines for semiconductor devices
    • 用于形成半导体器件的位线的方法
    • US07811915B2
    • 2010-10-12
    • US12048549
    • 2008-03-14
    • Weidong QianMark T. RamsbeyTazrien Kamal
    • Weidong QianMark T. RamsbeyTazrien Kamal
    • H01L21/22
    • H01L27/115H01L27/11521H01L27/11568
    • A method for forming a semiconductor device includes forming a first dielectric layer over a first portion of a substrate, forming a charge storage layer over the first dielectric layer and etching a trench in the charge storage layer and the first dielectric layer, where the trench extends to the substrate. The method also includes implanting n-type impurities into the substrate to form an n-type region having a first depth and a first width and implanting p-type impurities into the substrate after implanting the n-type impurities, the p-type impurities forming a p-type region having a second depth and a second width. The method further includes forming a second dielectric layer over the charge storage layer and forming a control gate over the second dielectric layer.
    • 一种形成半导体器件的方法包括在衬底的第一部分上形成第一介电层,在第一介电层上形成电荷存储层,并蚀刻电荷存储层和第一介电层中的沟槽,其中沟槽延伸 到基底。 该方法还包括将n型杂质注入到衬底中以形成具有第一深度和第一宽度的n型区域,并且在植入n型杂质之后将p型杂质注入到衬底中,形成p型杂质 具有第二深度和第二宽度的p型区域。 该方法还包括在电荷存储层上形成第二电介质层,并在第二电介质层上形成控制栅极。
    • 5. 发明授权
    • Hard mask spacer for sublithographic bitline
    • 用于亚光刻位线的硬掩模垫片
    • US06962849B1
    • 2005-11-08
    • US10729732
    • 2003-12-05
    • Tazrien KamalWeidong QianKouros GhandehariTaraneh Jamali-BehMark T. RamsbeyAshok M. Khathuria
    • Tazrien KamalWeidong QianKouros GhandehariTaraneh Jamali-BehMark T. RamsbeyAshok M. Khathuria
    • H01L21/336H01L21/8247H01L27/115
    • H01L27/115H01L27/11521
    • A technique for forming at least part of an array of a dual bit memory core is disclosed. Spacers are utilized in the formation process to reduce the size of buried bitlines in the memory, which is suitable for use in storing data for computers and the like. The smaller (e.g., narrower) bitlines facilitate increased packing densities while maintaining an effective channel length between the bitlines. The separation between the bitlines allows dual bits that are stored above the channel within a charge trapping layer to remain sufficiently separated so as to not interfere with one another. In this manner, one bit can be operated on (e.g., for read, write or erase operations) without substantially or adversely affecting the other bit. Additionally, bit separation is preserved and leakage currents, cross talk, as well as other adverse effects that can result from narrow channels are mitigated, and the memory device is allowed to operate as desired.
    • 公开了一种用于形成双位存储器核心的阵列的至少一部分的技术。 在形成过程中使用间隔物来减小存储器中的掩埋位线的尺寸,这适用于存储用于计算机等的数据。 较小(例如较窄)的位线有助于增加打包密度,同时保持位线之间的有效通道长度。 位线之间的间隔允许存储在电荷俘获层内的通道上方的双位保持充分分离,以便彼此不干扰。 以这种方式,一个位可以被操作(例如,用于读取,写入或擦除操作)而基本上或不利地影响另一个位。 此外,保留位分离,并且减轻了可能由窄通道产生的漏电流,串扰以及其他不利影响,并且允许存储器件根据需要进行操作。
    • 6. 发明授权
    • Narrow bitline using Safier for mirrorbit
    • 使用Safier进行镜像位的窄位线
    • US06872609B1
    • 2005-03-29
    • US10755430
    • 2004-01-12
    • Tazrien KamalWeidong QianKouros GhandehariTaraneh Jamali-Beh
    • Tazrien KamalWeidong QianKouros GhandehariTaraneh Jamali-Beh
    • H01L21/337H01L21/8246H01L27/115
    • H01L27/11568H01L27/115
    • A technique for forming at least part of an array of a dual bit memory core is disclosed. A Safier material is utilized in the formation process to reduce the size of buried bitlines in the memory, which is suitable for use in storing data for computers and the like. The smaller (e.g., narrower) bitlines facilitate increased packing densities while maintaining an effective channel length between the bitlines. The separation between the bitlines allows dual bits that are stored above the channel within a charge trapping layer to remain sufficiently separated so as to not interfere with one another. In this manner, one bit can be operated on (e.g., for read, write or erase operations) without substantially or adversely affecting the other bit. Additionally, bit separation is preserved and leakage currents, cross talk, as well as other adverse effects that can result from narrow channels are mitigated, and the memory device is allowed to operate as desired.
    • 公开了一种用于形成双位存储器核心的阵列的至少一部分的技术。 在形成过程中采用Safier材料以减小存储器中的埋置位线的尺寸,其适用于存储用于计算机等的数据。 较小(例如较窄)的位线有助于增加打包密度,同时保持位线之间的有效通道长度。 位线之间的间隔允许存储在电荷俘获层内的通道上方的双位保持充分分离,以便彼此不干扰。 以这种方式,一个位可以被操作(例如,用于读取,写入或擦除操作)而基本上或不利地影响另一个位。 此外,保留位分离,并且减轻了可能由窄通道产生的漏电流,串扰以及其他不利影响,并且允许存储器件根据需要进行操作。