专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080010407A1 Buffered Indexing to Manage Hierarchical Tables 有权
标题翻译：缓冲索引来管理分层表
公开(公告)号：US20080010407A1
公开(公告)日：2008-01-10
申请号：US11428858
申请日：2006-07-06
申请人： Ute Gaertner , Erwin F. Pfeffer , Bruce Wagar
发明人： Ute Gaertner , Erwin F. Pfeffer , Bruce Wagar
IPC分类号： G06F12/00
CPC分类号： G06F12/0897 , G06F12/0804
摘要： Buffered indexing for a computer's array such as a cache is used to synchronize parent entries with children and allow background invalidation (that is, suspending the invalidation should a new request of the array come in, resuming the invalidation after the request is satisfied) of the child entries. A method for synchronization uses linking of (multiple) entries in lower-level tables to single entries in a higher-level table with a buffered index value. This index value increments each time the higher-level entry is replaced or invalidated (and thus disassociated with its corresponding lower-level entries). Multiple sets of index values are maintained, so that when one set is exhausted, processing can continue with one of the other sets. All corresponding lower-level entries with index values from the old (dirty) set can then be scrubbed (invalidated) while new entries are built from the new (clean) set. Scrubbing can take place in the background, and can be suspended and resumed at any time so as to not impact request service times of the tables.
摘要翻译：用于计算机阵列的缓冲索引（例如缓存）用于将父条目与子对象同步，并允许后台无效（即，如果数组的新请求进入，则在暂停请求满足后恢复无效）来暂停无效子项。同步的方法使用下级表中的（多个）条目与具有缓冲索引值的更高级别表中的单个条目的链接。每次上级条目被替换或无效时，该索引值递增（从而与其对应的较低级别条目解除关联）。维持多组索引值，因此当一个集合耗尽时，处理可以继续其他集合之一。然后可以从新的（干净的）集合构建新的条目，然后可以擦除（无效）来自旧（脏）集合的索引值的所有相应的较低级别条目。擦洗可以在后台进行，可以随时暂停和恢复，以免影响表的请求服务时间。

2. 发明授权

US07401185B2 Buffered indexing to manage hierarchical tables 有权
标题翻译：缓冲索引来管理分层表
公开(公告)号：US07401185B2
公开(公告)日：2008-07-15
申请号：US11428858
申请日：2006-07-06
申请人： Ute Gaertner , Erwin F. Pfeffer , Bruce Wagar
发明人： Ute Gaertner , Erwin F. Pfeffer , Bruce Wagar
IPC分类号： G06F12/08
CPC分类号： G06F12/0897 , G06F12/0804
摘要： Buffered indexing for a computer's array such as a cache is used to synchronize parent entries with children and allow background invalidation (that is, suspending the invalidation should a new request of the array come in, resuming the invalidation after the request is satisfied) of the child entries. A method for synchronization uses linking of (multiple) entries in lower-level tables to single entries in a higher-level table with a buffered index value. This index value increments each time the higher-level entry is replaced or invalidated (and thus disassociated with its corresponding lower-level entries). Multiple sets of index values are maintained, so that when one set is exhausted, processing can continue with one of the other sets. All corresponding lower-level entries with index values from the old (dirty) set can then be scrubbed (invalidated) while new entries are built from the new (clean) set. Scrubbing can take place in the background, and can be suspended and resumed at any time so as to not impact request service times of the tables.
摘要翻译：用于计算机阵列的缓冲索引（例如缓存）用于将父条目与子对象同步，并允许后台无效（即，如果数组的新请求进入，则在暂停请求满足后恢复无效）来暂停无效子项。同步的方法使用下级表中的（多个）条目与具有缓冲索引值的更高级别表中的单个条目的链接。每次上级条目被替换或无效时，该索引值递增（从而与其对应的较低级别条目解除关联）。维持多组索引值，因此当一个集合耗尽时，处理可以继续其他集合之一。然后，可以从新的（干净的）集合构建新的条目，然后可以擦除（无效）从旧（脏）集合的索引值的所有相应的较低级别条目。擦洗可以在后台进行，可以随时暂停和恢复，以免影响表的请求服务时间。

3. 发明授权

US07020761B2 Blocking processing restrictions based on page indices 有权
标题翻译：基于页面索引的阻止处理限制
公开(公告)号：US07020761B2
公开(公告)日：2006-03-28
申请号：US10436209
申请日：2003-05-12
申请人： Timothy J. Siegel , Bruce A. Wagar , Ute Gaertner , Lisa C. Heller , Erwin F. Pfeffer
发明人： Timothy J. Siegel , Bruce A. Wagar , Ute Gaertner , Lisa C. Heller , Erwin F. Pfeffer
IPC分类号： G06F12/00
CPC分类号： G06F12/1027
摘要： Processing restrictions of a computing environment are filtered and blocked, in certain circumstances, such that processing continues despite the restrictions. One restriction includes an indication that address translation is prohibited, in response to a buffer miss. When a processing unit of the computing environment is met with this restriction, it performs a comparison of page indices, which indicates whether the address translation can continue. If address translation can continue, the restriction is ignored. The processing unit includes a processor or a pageable entity, as examples.
摘要翻译：在某些情况下，计算环境的处理限制被过滤和阻止，使处理继续，尽管有限制。响应于缓冲区错误，一个限制包括禁止地址转换的指示。当计算环境的处理单元满足该限制时，它执行页面索引的比较，其指示地址转换是否可以继续。如果地址转换可以继续，限制被忽略。作为示例，处理单元包括处理器或可分页实体。

4. 发明授权

US08234642B2 Filtering processor requests based on identifiers 有权
标题翻译：基于标识符过滤处理器请求
公开(公告)号：US08234642B2
公开(公告)日：2012-07-31
申请号：US12434184
申请日：2009-05-01
申请人： Timothy J. Slegel , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
发明人： Timothy J. Slegel , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
IPC分类号： G06F9/46 , G06F9/34
CPC分类号： G06F9/5027 , G06F9/30003 , G06F9/3004 , G06F9/30076 , G06F9/30087 , G06F9/5077 , G06F12/1036 , G06F2209/5013 , G06F2212/682
摘要： Processing within a computing environment is facilitated by filtering requests of the computing environment. A processing unit that receives a request determines whether it is to perform the request. This determination is made by, for instance, comparing an identifier of the request with an identifier of the processing unit making the determination. If there is a mismatch, then the request is blocked. Other processing within the computing environment is also facilitated by selectively using buffer entries. The selection criteria is based, for instance, on identifier information.
摘要翻译：通过过滤计算环境的请求来促进计算环境中的处理。接收请求的处理单元确定是否执行请求。该确定是通过例如将请求的标识符与进行确定的处理单元的标识符进行比较来进行的。如果不匹配，则请求被阻止。还可以通过选择性地使用缓冲区条目来促进计算环境中的其他处理。选择标准例如基于标识符信息。

5. 发明申请

US20090240908A1 FILTERING PROCESSOR REQUESTS BASED ON IDENTIFIERS 有权
标题翻译：基于标识符的过滤处理器请求
公开(公告)号：US20090240908A1
公开(公告)日：2009-09-24
申请号：US12434184
申请日：2009-05-01
申请人： Timothy J. Slegel , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
发明人： Timothy J. Slegel , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
IPC分类号： G06F15/76 , G06F12/02 , G06F9/02
CPC分类号： G06F9/5027 , G06F9/30003 , G06F9/3004 , G06F9/30076 , G06F9/30087 , G06F9/5077 , G06F12/1036 , G06F2209/5013 , G06F2212/682
摘要： Processing within a computing environment is facilitated by filtering requests of the computing environment. A processing unit that receives a request determines whether it is to perform the request. This determination is made by, for instance, comparing an identifier of the request with an identifier of the processing unit making the determination. If there is a mismatch, then the request is blocked. Other processing within the computing environment is also facilitated by selectively using buffer entries. The selection criteria is based, for instance, on identifier information.
摘要翻译：通过过滤计算环境的请求来促进计算环境中的处理。接收请求的处理单元确定是否执行请求。该确定是通过例如将请求的标识符与进行确定的处理单元的标识符进行比较来进行的。如果不匹配，则请求被阻止。还可以通过选择性地使用缓冲区条目来促进计算环境中的其他处理。选择标准例如基于标识符信息。

6. 发明授权

US07530067B2 Filtering processor requests based on identifiers 有权
标题翻译：基于标识符过滤处理器请求
公开(公告)号：US07530067B2
公开(公告)日：2009-05-05
申请号：US10436361
申请日：2003-05-12
申请人： Timothy J. Slegel , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
发明人： Timothy J. Slegel , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
IPC分类号： G06F9/46 , G06F9/34
CPC分类号： G06F9/5027 , G06F9/30003 , G06F9/3004 , G06F9/30076 , G06F9/30087 , G06F9/5077 , G06F12/1036 , G06F2209/5013 , G06F2212/682
摘要： Processing within a computing environment is facilitated by filtering requests of the computing environment. A processing unit that receives a request determines whether it is to perform the request. This determination is made by, for instance, comparing an identifier of the request with an identifier of the processing unit making the determination. If there is a mismatch, then the request is blocked. Other processing within the computing environment is also facilitated by selectively using buffer entries. The selection criteria is based, for instance, on identifier information.
摘要翻译：通过过滤计算环境的请求来促进计算环境中的处理。接收请求的处理单元确定是否执行请求。该确定是通过例如将请求的标识符与进行确定的处理单元的标识符进行比较来进行的。如果不匹配，则请求被阻止。还可以通过选择性地使用缓冲区条目来促进计算环境中的其他处理。选择标准例如基于标识符信息。

7. 发明授权

US06996698B2 Blocking processing restrictions based on addresses 有权
标题翻译：基于地址的阻塞处理限制
公开(公告)号：US06996698B2
公开(公告)日：2006-02-07
申请号：US10435961
申请日：2003-05-12
申请人： Timothy J. Slegel , Jane H. Bartik , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
发明人： Timothy J. Slegel , Jane H. Bartik , Lisa C. Heller , Erwin F. Pfeffer , Ute Gaertner
IPC分类号： G06F12/00
CPC分类号： G06F12/1475 , G06F12/1036
摘要： Processing restrictions of a computing environment are filtered and blocked, in certain circumstances, such that processing continues despite the restrictions. One restriction includes an indication that fetching of storage keys is prohibited, in response to a buffer miss. When a processing unit of the computing environment is met with this restriction, it performs a comparison of addresses, which indicates whether the fetching can continue. If fetching can continue, the restriction is ignored.
摘要翻译：在某些情况下，计算环境的处理限制被过滤和阻止，使处理继续，尽管有限制。一个限制包括响应于缓冲区未命中而禁止取出存储密钥的指示。当计算环境的处理单元满足该限制时，它执行地址的比较，其指示获取是否可以继续。如果提取可以继续，限制将被忽略。

8. 发明授权

US08151085B2 Method for address translation in virtual machines 失效
标题翻译：虚拟机地址转换方法
公开(公告)号：US08151085B2
公开(公告)日：2012-04-03
申请号：US12353478
申请日：2009-01-14
申请人： Joerg Deutschle , Ute Gaertner , Erwin Pfeffer , Chung-Lung Kevin Shum , Bruce Wagar
发明人： Joerg Deutschle , Ute Gaertner , Erwin Pfeffer , Chung-Lung Kevin Shum , Bruce Wagar
IPC分类号： G06F13/00 , G06F13/28
CPC分类号： G06F12/1036 , G06F9/45558 , G06F12/0888 , G06F2009/45583
摘要： The invention relates to a method for address translation in a system running multiple levels of virtual machines containing a hierarchically organized translation lookaside buffer comprising at least two linked hierarchical sub-units, a first sub-unit comprising a lookaside buffer for some higher level address translation levels, and the second sub-unit comprising a lookaside buffer for some lower level address translation levels, and said second sub-unit being arranged to store TLB index address information of the upper level sub-unit as tag information in its lower level TLB structure, comprising the steps of collecting intermediate address translation results on different virtual machine levels; and buffering the intermediate translation results in the translation lookaside buffer.
摘要翻译：本发明涉及一种用于运行多级虚拟机的系统中的地址转换方法，该虚拟机包含分层组织的翻译后备缓冲器，其包括至少两个链接的分层子单元，第一子单元包括用于某些更高级地址转换的后备缓冲器并且第二子单元包括用于一些较低级别地址转换级别的后备缓冲器，并且所述第二子单元被布置为将上级子单元的TLB索引地址信息作为标签信息存储在其较低级别的TLB结构中包括以下步骤：在不同的虚拟机级上收集中间的地址转换结果; 并且将中间翻译结果缓冲到翻译后备缓冲器中。

9. 发明申请

US20090187731A1 Method for Address Translation in Virtual Machines 失效
标题翻译：虚拟机地址转换方法
公开(公告)号：US20090187731A1
公开(公告)日：2009-07-23
申请号：US12353478
申请日：2009-01-14
申请人： Joerg Deutschle , Ute Gaertner , Erwin Pfeffer , Chung-Lung Kevin Shum , Bruce Wagar
发明人： Joerg Deutschle , Ute Gaertner , Erwin Pfeffer , Chung-Lung Kevin Shum , Bruce Wagar
IPC分类号： G06F12/10 , G06F9/455
CPC分类号： G06F12/1036 , G06F9/45558 , G06F12/0888 , G06F2009/45583
摘要： The invention relates to a method for address translation in a system running multiple levels of virtual machines containing a hierarchically organized translation lookaside buffer comprising at least two linked hierarchical sub-units, a first sub-unit comprising a lookaside buffer for some higher level address translation levels, and the second sub-unit comprising a lookaside buffer for some lower level address translation levels, and said second sub-unit being arranged to store TLB index address information of the upper level sub-unit as tag information in its lower level TLB structure, comprising the steps of collecting intermediate address translation results on different virtual machine levels; and buffering the intermediate translation results in the translation lookaside buffer.
摘要翻译：本发明涉及一种用于运行多级虚拟机的系统中的地址转换方法，该虚拟机包含分层组织的翻译后备缓冲器，其包括至少两个链接的分层子单元，第一子单元包括用于某些更高级地址转换的后备缓冲器并且第二子单元包括用于一些较低级别地址转换级别的后备缓冲器，并且所述第二子单元被布置为将上级子单元的TLB索引地址信息作为标签信息存储在其较低级别的TLB结构中包括以下步骤：在不同的虚拟机级上收集中间的地址转换结果; 并且将中间翻译结果缓冲到翻译后备缓冲器中。

10. 发明授权

US09218288B2 Monitoring a value in storage without repeated storage access 有权
标题翻译：在不重复存储访问的情况下监视存储中的值
公开(公告)号：US09218288B2
公开(公告)日：2015-12-22
申请号：US13524063
申请日：2012-06-15
申请人： Khary J. Alexander , Ute Gaertner , Jonathan T. Hsieh , Christian Jacobi , Timothy J. Slegel
发明人： Khary J. Alexander , Ute Gaertner , Jonathan T. Hsieh , Christian Jacobi , Timothy J. Slegel
IPC分类号： G06F12/02 , G06F12/08 , G06F3/06
CPC分类号： G06F12/0808 , G06F3/0653 , G06F12/0815 , G06F12/0831 , G06F12/0833 , G06F12/0891
摘要： A technique is provided for monitoring a value without repeated storage access. A processing circuit processes an instruction of a program that specifies a memory address of a memory location to be monitored. The processing circuit configures a monitor station for monitoring the memory location. The memory location includes a state descriptor for the program. The processing circuit receives a cross-invalidate request from a memory controller. The cross-invalidate request indicates to the monitor station that content of the memory location has been changed by another processing circuit.
摘要翻译：提供了一种用于监视值而不重复存储访问的技术。处理电路处理指定要监视的存储器位置的存储器地址的程序的指令。处理电路配置用于监视存储器位置的监视站。存储器位置包括程序的状态描述符。处理电路从存储器控制器接收到交叉无效请求。交叉无效请求向监视台指示存储器位置的内容已被另一处理电路改变。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式