会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明授权
    • Reducing a settling time after a slew condition in an amplifier
    • 在放大器中摆动条件后降低稳定时间
    • US09054657B2
    • 2015-06-09
    • US14040856
    • 2013-09-30
    • Texas Instruments Incorporated
    • Vaibhav KumarVadim Valerievich Ivanov
    • H03F3/45
    • H03F3/45179H03F3/45H03F3/45183H03F3/45475H03F2203/45248H03F2203/45344H03F2203/45511H03F2203/45512
    • In an amplifier, a first stage receives a differential input voltage, which is formed by first and second input voltages, and outputs a first differential current in response thereto on first and second lines having respective first and second line voltages. A second stage receives the first and second line voltages and outputs a second differential current in response thereto on third and fourth lines having respective third and fourth line voltages. A third stage receives the third and fourth line voltages and outputs an output voltage in response thereto. A slew boost circuit detects a slew condition, in which a threshold difference arises between the first and second input voltages, and outputs a slew current in response thereto for maintaining a slew rate of the output voltage during the slew condition. The first stage includes circuits for reducing a variable difference between the first and second line voltages.
    • 在放大器中,第一级接收由第一和第二输入电压形成的差分输入电压,并且在具有相应的第一和第二线电压的第一和第二线上响应于此输出第一差分电流。 第二级接收第一和第二线电压,并在具有相应的第三和第四线电压的第三和第四线上响应于此输出第二差分电流。 第三级接收第三和第四线电压并输出响应于此的输出电压。 回转升压电路检测在第一和第二输入电压之间出现阈值差的转换条件,并且响应于此产生一个回转电流,以保持在转换条件期间输出电压的转换速率。 第一级包括用于减小第一和第二线电压之间的可变差的电路。
    • 9. 发明申请
    • HIGH VOLTAGE INPUT CIRCUIT FOR A DIFFERENTIAL AMPLIFIER
    • 用于差分放大器的高电压输入电路
    • US20150028949A1
    • 2015-01-29
    • US13950643
    • 2013-07-25
    • TEXAS INSTRUMENTS INCORPORATED
    • Steven Graham BrantleyVadim Valerievich Ivanov
    • H03F3/45H03F1/02
    • H03F3/45376H03F2203/45568H03F2203/45571
    • A differential input circuit (FIG. 3A) is disclosed. The circuit includes a first input terminal (drain of 310) and a second input terminal (drain of 312). A first input transistor (310) has a first control terminal and has a current path coupled to the first input terminal. A second input transistor (312) has a second control terminal and has a current path coupled to the second input terminal. A third transistor (306) has a third control terminal and has a current path between a first differential input terminal (Vin+) and the first control terminal. A fourth transistor (308) has a fourth control terminal and has a current path between a second differential input terminal (Vin−) and the second control terminal.
    • 公开了一种差分输入电路(图3A)。 电路包括第一输入端(310的漏极)和第二输入端(312的漏极)。 第一输入晶体管(310)具有第一控制端并具有耦合到第一输入端的电流通路。 第二输入晶体管(312)具有第二控制端子并且具有耦合到第二输入端子的电流通路。 第三晶体管(306)具有第三控制端子,并且在第一差分输入端(Vin +)和第一控制端之间具有电流路径。 第四晶体管(308)具有第四控制端子,并且在第二差分输入端子(Vin-)和第二控制端子之间具有电流路径。