专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5922056A Computer system with peripheral device characteristic sensing and automatic communications speed setting 失效
标题翻译：具有外围设备特性检测和自动通信速度设置的计算机系统
公开(公告)号：US5922056A
公开(公告)日：1999-07-13
申请号：US811098
申请日：1997-03-03
申请人： Steven Joseph Amell , Bruce Richard Culbertson , Gregory Albert Dancker , William Van Durrett , Kevin Malachi Galloway , Harvey Gene Kiel , James Albert Pieterick , John Elliott Walker
发明人： Steven Joseph Amell , Bruce Richard Culbertson , Gregory Albert Dancker , William Van Durrett , Kevin Malachi Galloway , Harvey Gene Kiel , James Albert Pieterick , John Elliott Walker
IPC分类号： G06F13/42 , G06F13/10
CPC分类号： G06F13/4256
摘要： A computer system automatically senses characteristics of diverse peripheral devices connected to a common communications port, and automatically maximizes the communications speed with the devices. Coupled in daisy chain fashion to the communications port, all peripheral devices receive every signal issued from the controller port, each device responding only to signals addressed to that device or signals addressed to a universal address. The controller first receives an identifier from peripheral devices attached to the controller port. The controller then interprets the received identifiers to determine a maximum communications speed for each device. Next, the controller and the attached peripheral devices are configured to communicate at the maximum communications speed of the slowest device. This guarantees that all messages sent by the controller are compatible with all peripheral devices. Devices subsequently coupled to the communications port are considered by the controller, and the port and other devices are reconfigured as necessary to ensure the fastest possible communications speed.
摘要翻译：计算机系统自动感测连接到公共通信端口的各种外围设备的特性，并且自动最大化与设备的通信速度。所有外围设备以菊花链方式连接到通信端口，接收从控制器端口发出的每个信号，每个设备仅响应寻址到该设备的信号或寻址到通用地址的信号。控制器首先从连接到控制器端口的外围设备接收标识符。然后，控制器解释所接收的标识符以确定每个设备的最大通信速度。接下来，控制器和附加的外围设备被配置为以最慢设备的最大通信速度进行通信。这保证控制器发送的所有消息与所有外围设备兼容。随后耦合到通信端口的设备被控制器考虑，并且端口和其他设备根据需要被重新配置以确保最快的通信速度。

2. 发明授权

US5682169A Method and system for presentation of single and double digit selection fields in a non-programmable terminal 失效
标题翻译：用于在不可编程终端中呈现单位和双位选择字段的方法和系统
公开(公告)号：US5682169A
公开(公告)日：1997-10-28
申请号：US271224
申请日：1994-07-06
申请人： John Howard Botterill , Stephen Troy Eagen , Harvey Gene Kiel , James Albert Pieterick , Devon Daniel Snyder
发明人： John Howard Botterill , Stephen Troy Eagen , Harvey Gene Kiel , James Albert Pieterick , Devon Daniel Snyder
IPC分类号： G06F3/023 , G06F3/048 , G09G5/08 , G06F3/00
CPC分类号： G06F3/0489
摘要： A method and system are disclosed which permit the presentation of single and double digit selection field in a non-programmable terminal. Multiple numeric characters associated with particular textual choices are coupled to a workstation controller interface along with an identified offset within each textual choice to a selected mnemonic character. If an associated terminal display device does not support more advanced graphic elements, such as so-called "radio buttons" and underscored mnemonics, the numeric characters and textual choices are entered into a format table entry and utilized to specify a selection field within the terminal display. A single or double digit numeric indicator area is then defined within the terminal display and numeric entries within the selection field are displayed within the numeric indicator area, permitting the user to visually affirm what textual choice will be selected upon entry. A selected textual entry is then displayed utilizing highlighting or reverse video, providing a simulation of graphic entry techniques while permitting direct selection of any textual choice. If an associated terminal supports advanced graphic elements, the offset value is utilized to identify a selected mnemonic character within each textual choice and graphic input controls, such as "radio buttons" are then utilized to indicate a selection of a textual choice.
摘要翻译：公开了允许在非可编程终端中呈现单位和双位选择字段的方法和系统。与特定文本选择相关联的多个数字字符被连接到工作站控制器接口以及在选择的助记符字符的每个文本选择内的所识别的偏移。如果相关联的终端显示设备不支持更高级的图形元素，例如所谓的“单选按钮”和下划线的助记符，则将数字字符和文本选择输入到格式表条目中，并用于指定终端内的选择字段显示。然后在终端显示屏内定义单位或双位数字指示器区域，并在数字指示器区域内显示选择区域内的数字输入，允许用户视觉上肯定输入时将选择什么文本选择。然后使用突出显示或反向视频显示所选择的文本条目，提供图形输入技术的模拟，同时允许直接选择任何文本选择。如果相关联的终端支持高级图形元素，则使用偏移值来识别每个文本选择内的所选择的助记符，并且然后使用诸如“单选按钮”的图形输入控件指示文本选择的选择。

3. 发明授权

US07941652B2 Apparatus and computer program product for implementing atomic data tracing 有权
标题翻译：用于实现原子数据跟踪的装置和计算机程序产品
公开(公告)号：US07941652B2
公开(公告)日：2011-05-10
申请号：US12110451
申请日：2008-04-28
申请人： Kraig Allan Bottemiller , Brent William Jacobs , James Albert Pieterick
发明人： Kraig Allan Bottemiller , Brent William Jacobs , James Albert Pieterick
IPC分类号： G06F9/00
CPC分类号： G06F11/3636
摘要： A method, apparatus and computer program product are provided for implementing atomic data tracing in a processor system including an auxiliary processor unit (APU) coupled to a central processor unit (CPU). The auxiliary processor unit (APU) processes a trace instruction. When a trace instruction is identified by the APU, the APU signals the CPU with a pipeline stall signal for stalling the CPU and checks for an enabled trace engine as specified by the trace instruction. When the trace engine for the trace instruction is enabled, then the trace data is written into a trace buffer. The APU signals the CPU with an op done signal for allowing the CPU to continue with instruction processing.
摘要翻译：提供了一种用于在包括耦合到中央处理器单元（CPU）的辅助处理器单元（APU）的处理器系统中实现原子数据跟踪的方法，装置和计算机程序产品。辅助处理器单元（APU）处理跟踪指令。当APU识别跟踪指令时，APU用流水线停止信号通知CPU，以阻止CPU并检查跟踪指令指定的启用跟踪引擎。当跟踪指令的跟踪引擎被使能时，跟踪数据被写入跟踪缓冲区。 APU通过操作完成信号通知CPU，以允许CPU继续进行指令处理。

4. 发明授权

US07383428B2 Method, apparatus and computer program product for implementing atomic data tracing 有权
标题翻译：用于实现原子数据跟踪的方法，装置和计算机程序产品
公开(公告)号：US07383428B2
公开(公告)日：2008-06-03
申请号：US10659975
申请日：2003-09-11
申请人： Kraig Allan Bottemiller , Brent William Jacobs , James Albert Pieterick
发明人： Kraig Allan Bottemiller , Brent William Jacobs , James Albert Pieterick
IPC分类号： G06F9/00
CPC分类号： G06F11/3636
摘要： A method, apparatus and computer program product are provided for implementing atomic data tracing in a processor system including an auxiliary processor unit (APU) coupled to a central processor unit (CPU). The auxiliary processor unit (APU) processes a trace instruction. When a trace instruction is identified by the APU, the APU signals the CPU with a pipeline stall signal for stalling the CPU and checks for an enabled trace engine as specified by the trace instruction. When the trace engine for the trace instruction is enabled, then the trace data is written into a trace buffer. The APU signals the CPU with an op done signal for allowing the CPU to continue with instruction processing.
摘要翻译：提供了一种用于在包括耦合到中央处理器单元（CPU）的辅助处理器单元（APU）的处理器系统中实现原子数据跟踪的方法，装置和计算机程序产品。辅助处理器单元（APU）处理跟踪指令。当APU识别跟踪指令时，APU用流水线停止信号通知CPU，以阻止CPU并检查跟踪指令指定的启用跟踪引擎。当跟踪指令的跟踪引擎被使能时，跟踪数据被写入跟踪缓冲区。 APU通过操作完成信号通知CPU，以允许CPU继续进行指令处理。

5. 发明授权

US07003647B2 Method, apparatus and computer program product for dynamically minimizing translation lookaside buffer entries across contiguous memory 失效
标题翻译：方法，装置和计算机程序产品，用于动态地最小化横跨连续存储器的翻译后备缓冲区条目
公开(公告)号：US07003647B2
公开(公告)日：2006-02-21
申请号：US10422662
申请日：2003-04-24
申请人： Brent William Jacobs , James Albert Pieterick
发明人： Brent William Jacobs , James Albert Pieterick
IPC分类号： G06F12/00
CPC分类号： G06F12/1027 , G06F12/1009 , G06F2212/652
摘要： A method, apparatus and computer program product are provided for dynamically minimizing translation lookaside buffer (TLB) entries across contiguous memory. A page table with page table entries (PTEs) is provided for mapping multiple sized pages from a virtual address space to a physical address space. Each of the multiple sized pages is a multiple of a base page size. A region of memory having a starting address and a length is divided into a minimum number of natural blocks for the memory region. Once the region of memory is divided into the natural blocks, page table entries (PTEs) are assigned to map each natural block. Multiple identical PTEs are required to map each natural block greater than a base page size. Only one TLB entry is used to map each natural block.
摘要翻译：提供了一种方法，装置和计算机程序产品，用于动态地最小化横跨连续存储器的翻译后备缓冲器（TLB）条目。提供了具有页表条目（PTE）的页表，用于将多个大小的页面从虚拟地址空间映射到物理地址空间。多个大小的页面中的每一个是基页大小的倍数。具有开始地址和长度的存储器区域被划分为存储区域的最小数量的自然块。一旦存储器区域被分为自然块，则分配页表项（PTE）以映射每个自然块。需要多个相同的PTE来映射大于基页大小的每个自然块。只有一个TLB条目用于映射每个自然块。

6. 发明申请

US20080201615A1 APPARATUS AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING ATOMIC DATA TRACING 有权
标题翻译：用于实现原子数据跟踪的装置和计算机程序产品
公开(公告)号：US20080201615A1
公开(公告)日：2008-08-21
申请号：US12110451
申请日：2008-04-28
申请人： Kraig Allan Bottemiller , Brent William Jacobs , James Albert Pieterick
发明人： Kraig Allan Bottemiller , Brent William Jacobs , James Albert Pieterick
IPC分类号： G06F11/22
CPC分类号： G06F11/3636
摘要： A method, apparatus and computer program product are provided for implementing atomic data tracing in a processor system including an auxiliary processor unit (APU) coupled to a central processor unit (CPU). The auxiliary processor unit (APU) processes a trace instruction. When a trace instruction is identified by the APU, the APU signals the CPU with a pipeline stall signal for stalling the CPU and checks for an enabled trace engine as specified by the trace instruction. When the trace engine for the trace instruction is enabled, then the trace data is written into a trace buffer. The APU signals the CPU with an op done signal for allowing the CPU to continue with instruction processing.
摘要翻译：提供了一种用于在包括耦合到中央处理器单元（CPU）的辅助处理器单元（APU）的处理器系统中实现原子数据跟踪的方法，装置和计算机程序产品。辅助处理器单元（APU）处理跟踪指令。当APU识别跟踪指令时，APU用流水线停止信号通知CPU，以阻止CPU并检查跟踪指令指定的启用跟踪引擎。当跟踪指令的跟踪引擎被使能时，跟踪数据被写入跟踪缓冲区。 APU通过操作完成信号通知CPU，以允许CPU继续进行指令处理。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式