专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06392215B1 Laser diode driving circuit 有权
标题翻译：激光二极管驱动电路
公开(公告)号：US06392215B1
公开(公告)日：2002-05-21
申请号：US09399498
申请日：1999-09-20
申请人： Steven John Baumgartner , Daniel Scott Hedin , David Warren Siljenberg
发明人： Steven John Baumgartner , Daniel Scott Hedin , David Warren Siljenberg
IPC分类号： G01J132
CPC分类号： H01S5/042 , H01S5/0683
摘要： An improved laser diode driving circuit is disclosed which includes a current source, an operational amplifier, a light sensing device, a current mirror, and a constant current source. The current source is coupled to the laser diode for biasing the laser diode. The operational amplifier has an output coupled to the current source for driving the current source. The operational amplifier includes a first and a second input. The first input is coupled to a reference voltage. The second input receives a feedback signal. The light sensing device is coupled to a first supply voltage for detecting a portion of an optical power output from the laser. The light sensing device generates a monitor current proportional to the detected optical power output. The current mirror is coupled to the light sensing device and the second input of the operational amplifier. The current mirror receives the monitor current and generates a mirror current which is substantially equal to the monitor current. The constant current source is coupled to the second input of the operational amplifier for outputting a reference current. The reference current and the mirror current are then utilized to generate the feedback signal.
摘要翻译：公开了一种改进的激光二极管驱动电路，其包括电流源，运算放大器，光感测装置，电流镜和恒流源。电流源耦合到激光二极管以偏置激光二极管。运算放大器具有耦合到电流源的输出，用于驱动电流源。运算放大器包括第一和第二输入。第一输入耦合到参考电压。第二输入接收反馈信号。光感测装置耦合到用于检测从激光器输出的光功率的一部分的第一电源电压。光感测装置产生与检测到的光功率输出成正比的监视电流。电流镜耦合到光感测装置和运算放大器的第二输入端。电流镜接收监视电流并产生基本上等于监视电流的反射镜电流。恒流源耦合到运算放大器的第二输入端，用于输出参考电流。然后利用参考电流和反射镜电流来产生反馈信号。

2. 发明授权

US06177815B1 High bandwidth mean absolute value signal detector with hysteresis and tunability 有权
标题翻译：具有滞后和可调性的高带宽平均绝对值信号检测器
公开(公告)号：US06177815B1
公开(公告)日：2001-01-23
申请号：US09396989
申请日：1999-09-15
申请人： Steven John Baumgartner , Anh Duy Ngo , David Warren Siljenberg
发明人： Steven John Baumgartner , Anh Duy Ngo , David Warren Siljenberg
IPC分类号： H03K522
CPC分类号： H03K5/153 , G01R19/155 , G01R19/1659
摘要： A improved signal detector is provided. The signal detector includes a linear amplifier receiving the input signal and providing an amplified signal. A full-wave rectifier is coupled to the linear amplifier and provides a rectified signal. A low-pass filter is coupled to the full-wave rectifier receiving the rectified signal and providing a comparing signal. A high threshold reference and a low threshold reference respectively is applied to a first comparator and a second comparator, each receiving the comparing signal. The first comparator and the second comparator respectively provide a first compared signal and a second compared signal. A reference path providing the high threshold reference and the low threshold reference includes a linear amplifier, a full-wave rectifier and a low-pass filter providing the high threshold reference. A linear charge pump is connected at its input to the linear amplifier and connected at its output to a low-pass filter to provide the low threshold reference.
摘要翻译：提供改进的信号检测器。信号检测器包括接收输入信号并提供放大信号的线性放大器。全波整流器耦合到线性放大器并提供整流信号。低通滤波器耦合到接收整流信号的全波整流器并提供比较信号。分别将高阈值参考值和低阈值参考值应用于每个接收比较信号的第一比较器和第二比较器。第一比较器和第二比较器分别提供第一比较信号和第二比较信号。提供高阈值参考和低阈值参考的参考路径包括线性放大器，全波整流器和提供高阈值参考的低通滤波器。线性电荷泵在其输入端连接到线性放大器，并在其输出端连接到低通滤波器以提供低阈值参考。

3. 发明授权

US06658030B1 Laser safety method and device for duplex open loop parallel optical link 失效
标题翻译：双工开环并联光链路的激光安全方法和装置
公开(公告)号：US06658030B1
公开(公告)日：2003-12-02
申请号：US09618221
申请日：2000-07-18
申请人： Steven John Baumgartner , Daniel Scott Hedin , Matthew James Paschal
发明人： Steven John Baumgartner , Daniel Scott Hedin , Matthew James Paschal
IPC分类号： H01S313
CPC分类号： H04B10/032 , H04J14/0221
摘要： A method and apparatus are provided to ensure that laser optical power does not exceed a “safe” level in an open loop parallel optical link in the event that a fiber optic ribbon cable is broken or otherwise severed. A duplex parallel optical link includes a transmitter and receiver pair and a fiber optic ribbon that includes a designated number of channels that cannot be split. The duplex transceiver includes a corresponding transmitter and receiver that are physically attached to each other and cannot be detached therefrom, so as to ensure safe, laser optical power in the event that the fiber optic ribbon cable is broken or severed. Safe optical power is ensured by redundant current and voltage safety checks.
摘要翻译：提供一种方法和装置，以确保在光纤带状电缆断裂或以其他方式切断的情况下，开环并联光链路中的激光光功率不超过“安全”水平。双工并行光链路包括发射机和接收机对以及包括指定数量的不能分裂的信道的光纤带。双工收发器包括物理上彼此连接并且不能从其分离的相应发射器和接收器，以便在光纤带状电缆断裂或断开的情况下确保安全的激光光功率。通过冗余电流和电压安全检查确保安全光功率。

4. 发明授权

US07733984B2 Implementing phase rotator circuits with embedded polyphase filter network stage 失效
标题翻译：实现具有嵌入式多相滤波器网络阶段的相位旋转电路
公开(公告)号：US07733984B2
公开(公告)日：2010-06-08
申请号：US11557695
申请日：2006-11-08
申请人： Steven John Baumgartner , Anthony Richard Bonaccio , John Francis Bulzacchelli , Daniel Mark Dreps
发明人： Steven John Baumgartner , Anthony Richard Bonaccio , John Francis Bulzacchelli , Daniel Mark Dreps
IPC分类号： H04L27/00
CPC分类号： H03H11/02
摘要： A method for implementing phase rotator circuits and phase rotator circuit of the invention includes a polyphase filter network to create a quadrature phase version of the input signal. The polyphase filter network is partitioned into a first part that is physically isolated from the phase rotator circuit and a second part that is embedded in the phase rotator circuit. The second part of the polyphase filter is coupled to the first part of the polyphase filter by a high-pass equalizing buffer stage. The second part of the polyphase filter is coupled to the phase rotator circuit by a bandlimiting buffer stage.
摘要翻译：用于实现本发明的相位旋转电路和相位旋转电路的方法包括多相滤波器网络，以产生输入信号的正交相位版本。多相滤波器网络被划分为与相位旋转电路物理隔离的第一部分和嵌入在相位旋转电路中的第二部分。多相滤波器的第二部分通过高通均衡缓冲级耦合到多相滤波器的第一部分。多相滤波器的第二部分通过带限幅缓冲器级耦合到相位旋转器电路。

5. 发明申请

US20080126566A1 Dynamic Clock Phase Alignment Between Independent Clock Domains 失效
标题翻译：独立时钟域之间的动态时钟相位对准
公开(公告)号：US20080126566A1
公开(公告)日：2008-05-29
申请号：US11533065
申请日：2006-09-19
申请人： Steven John Baumgartner , Charles Porter Geer
发明人： Steven John Baumgartner , Charles Porter Geer
IPC分类号： G06F15/16
CPC分类号： G06F1/12
摘要： An apparatus and method is described for dynamically aligning clocks in independent clock domains with minimal latency. In the preferred embodiments, a reference clock in the destination clock domain that is some multiple times the data clock of the destination clock domain is used to sample a data sample signal from the source domain. The sampled data is used to determine at what time slice of the reference clock the data sample signal is changing and therefore at what phase of time slice or phase of the data clock the clocks can be aligned to ensure valid data will be transferred between clock domains.
摘要翻译：描述了用于以最小的等待时间来在独立时钟域中动态地对准时钟的装置和方法。在优选实施例中，目的时钟域中的目的时钟域的数据时钟的多倍的参考时钟用于从源域采样数据采样信号。采样数据用于确定数据采样信号在什么时间片上参考时钟信号正在改变，因此在数据时钟的时间片或相位的什么阶段可以对准时钟，以确保有效数据将在时钟域之间传输。

6. 发明授权

US06208152B1 Redundant resistor matching detector with constant percentage threshold 失效
标题翻译：具有恒定百分比阈值的冗余电阻匹配检测器
公开(公告)号：US06208152B1
公开(公告)日：2001-03-27
申请号：US09418545
申请日：1999-10-14
申请人： Steven John Baumgartner , Kevin Paul Demsky , Raymond Jonathan Thatcher
发明人： Steven John Baumgartner , Kevin Paul Demsky , Raymond Jonathan Thatcher
IPC分类号： G01R1900
CPC分类号： G01R27/08
摘要： A redundant resistor matching detector is provided with constant percentage threshold. The redundant resistor matching detector includes a voltage reference and a first operational amplifier, a second operational amplifier, a first potentiometer and a reference potentiometer. The first operational amplifier has a first input connected to a first potentiometer. The second operational amplifier has a first input connected to the reference potentiometer. The first operational amplifier and the second operational amplifier have a reference input coupled to the voltage reference. An input current mirror is coupled to the first potentiometer providing a first current. A first reference current mirror is coupled to the reference potentiometer providing a reference current. A second reference current mirror has an input coupled to a first output of the first reference current mirror and has a first output coupled to an output of the input current mirror. A pair of series connected resistors are connected between a second output of both the first reference current mirror and the second reference current mirror. A resistor is connected between a junction of the pair of series connected resistors and the first outputs of the input current mirror and the second reference current mirror.
摘要翻译：冗余电阻匹配检测器具有恒定百分比阈值。冗余电阻匹配检测器包括电压基准和第一运算放大器，第二运算放大器，第一电位计和参考电位计。第一运算放大器具有连接到第一电位计的第一输入端。第二运算放大器具有连接到参考电位计的第一输入。第一运算放大器和第二运算放大器具有耦合到电压基准的参考输入。输入电流镜耦合到提供第一电流的第一电位计。第一参考电流镜耦合到提供参考电流的参考电位器。第二参考电流镜具有耦合到第一参考电流镜的第一输出的输入，并且具有耦合到输入电流镜的输出的第一输出。一对串联电阻器连接在第一参考电流反射镜和第二参考电流镜之间的第二输出端上。电阻器连接在一对串联电阻器的一个连接点与输入电流镜和第二参考电流镜的第一个输出端之间。

7. 发明授权

US07716514B2 Dynamic clock phase alignment between independent clock domains 失效
标题翻译：独立时钟域之间的动态时钟相位对准
公开(公告)号：US07716514B2
公开(公告)日：2010-05-11
申请号：US11533065
申请日：2006-09-19
申请人： Steven John Baumgartner , Charles Porter Geer
发明人： Steven John Baumgartner , Charles Porter Geer
IPC分类号： G06F1/00 , G06F1/24 , H04L25/40
CPC分类号： G06F1/12
摘要： An apparatus and method is described for dynamically aligning clocks in independent clock domains with minimal latency. In the preferred embodiments, a reference clock in the destination clock domain that is some multiple times the data clock of the destination clock domain is used to sample a data sample signal from the source domain. The sampled data is used to determine at what time slice of the reference clock the data sample signal is changing and therefore at what phase of time slice or phase of the data clock the clocks can be aligned to ensure valid data will be transferred between clock domains.
摘要翻译：描述了用于以最小的等待时间来在独立时钟域中动态地对准时钟的装置和方法。在优选实施例中，目的时钟域中的目的时钟域的数据时钟的多倍的参考时钟用于从源域采样数据采样信号。采样数据用于确定数据采样信号在什么时间片上参考时钟信号正在改变，因此在数据时钟的时间片或相位的什么阶段可以对准时钟，以确保有效数据将在时钟域之间传输。

8. 发明授权

US06771694B1 Speed negotiation for serial transceivers 失效
公开(公告)号：US06771694B1
公开(公告)日：2004-08-03
申请号：US09614515
申请日：2000-07-12
申请人： Steven John Baumgartner
发明人： Steven John Baumgartner
IPC分类号： H04B138
CPC分类号： H04L1/0002 , H04B1/38 , H04B10/40 , H04L5/1446
摘要： An arrangement to enable automatic baud rate speed negotiation between transceivers having different operating speed characteristics is implemented. When an event indicative of a possible baud rate mismatch occurs, control signals are generated and used to trigger a baud rate negotiation procedure. In the baud rate negotiation procedure, a predetermined pattern is transmitted, the baud rate of the respective transmitting transceiver is decoded, and the decoded baud rate is used to select an appropriate filtering for the transceiver.

9. 发明授权

US06532245B1 Vertical cavity surface emitting laser (VCSEL) driver with low duty cycle distortion and digital modulation adjustment 失效
标题翻译：具有低占空比失真和数字调制调整的垂直腔面发射激光器（VCSEL）驱动器
公开(公告)号：US06532245B1
公开(公告)日：2003-03-11
申请号：US09429280
申请日：1999-10-28
申请人： Matthew James Paschal , Steven John Baumgartner
发明人： Matthew James Paschal , Steven John Baumgartner
IPC分类号： H01S300
CPC分类号： H01S5/0427 , H01S5/183
摘要： A laser driver, e.g., a vertical cavity surface emitting laser (VCSEL) driver, with low duty cycle distortion is provided. An fT doubler circuit, used as the driver input, has two current sources, and reduces parasitic capacitance which can cause duty cycle distortion. The current sources may be analog or digital sources, the latter being digitally adjustable to provide for digital modulation adjustment. A current mirror circuit with a reference current source is provided for the two current sources.
摘要翻译：提供了具有低占空比失真的激光驱动器，例如垂直腔表面发射激光器（VCSEL）驱动器。用作驱动器输入的fT倍频电路具有两个电流源，并减少可能导致占空比失真的寄生电容。电流源可以是模拟或数字源，后者可数字调节以提供数字调制调整。为两个电流源提供了具有参考电流源的电流镜电路。

10. 发明授权

US07945805B2 Architecture for a physical interface of a high speed front side bus 失效
标题翻译：高速前端总线物理接口架构
公开(公告)号：US07945805B2
公开(公告)日：2011-05-17
申请号：US11930345
申请日：2007-10-31
申请人： Steven John Baumgartner , Anthony Richard Bonaccio , Timothy Clyde Buchholtz , Daniel Mark Dreps , Charles Porter Geer , Mounir Meghelli , Sergey Vladimirovich Rylov , David W. Siljenberg , Dana Marie Woeste
发明人： Steven John Baumgartner , Anthony Richard Bonaccio , Timothy Clyde Buchholtz , Daniel Mark Dreps , Charles Porter Geer , Mounir Meghelli , Sergey Vladimirovich Rylov , David W. Siljenberg , Dana Marie Woeste
IPC分类号： G06F1/10
CPC分类号： G06F13/4204 , Y02D10/14 , Y02D10/151
摘要： A design structure for a high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces to a similar high speed interface on the graphics processor.
摘要翻译：用于高速计算机处理器系统的设计结构包括用于图形处理器的高速接口。在优选实施例中，高速接口包括与图形处理器上类似的高速接口相连接的前端总线（FSB）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式