专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07660334B1 Single printed circuit board configuration for a data storage system 有权
标题翻译：用于数据存储系统的单一印刷电路板配置
公开(公告)号：US07660334B1
公开(公告)日：2010-02-09
申请号：US10878075
申请日：2004-06-28
申请人： Stephen E. Strickland , John V. Burroughs , Bassem N. Bishay , Steven D. Sardella
发明人： Stephen E. Strickland , John V. Burroughs , Bassem N. Bishay , Steven D. Sardella
IPC分类号： H04J3/02
CPC分类号： G06F13/1663 , G06F3/0625 , G06F3/0626 , G06F3/0635 , G06F3/0658 , G06F3/0689 , Y02D10/14 , Y02D10/154
摘要： A data storage system includes a first storage processor for storing and retrieving data from a data storage array for at least one host computer; a second storage processor, coupled to the first storage processor by a communication link, for storing and retrieving data from the data storage array for the at least one host computer; a number M of multiplexers, M being greater than one, each of the multiplexers being coupled to the first storage processor and the second storage processor for receiving data signals from the first storage processor and the second storage processor and transmitting the data signals to a disk drive device; a number A of arbiters, each being coupled to the first storage processor, the second storage processor and a number N of the plurality of multiplexers, for receiving arbiter control signals from the first storage processor and the second storage processor and transmitting multiplexer control signals to each of the number N of the plurality of multiplexers; and a midplane device coupled between the plurality of multiplexers and the data storage array for transferring the data signals from the plurality of multiplexers to the data storage array. The first storage processor, the second storage processor, the plurality of multiplexers, the plurality of arbiters and the midplane are all mounted on a single printed circuit board.
摘要翻译：数据存储系统包括：第一存储处理器，用于从用于至少一个主计算机的数据存储阵列中存储和检索数据; 第二存储处理器，通过通信链路耦合到第一存储处理器，用于从用于至少一个主计算机的数据存储阵列存储和检索数据; M个多路复用器，M大于1，每个复用器耦合到第一存储处理器和第二存储处理器，用于从第一存储处理器和第二存储处理器接收数据信号，并将数据信号发送到盘驱动装置; 仲裁器的数量A，每个仲裁器分别耦合到第一存储处理器，第二存储处理器和多个多路复用器的数目N，用于从第一存储处理器和第二存储处理器接收仲裁器控制信号，并将多路复用器控制信号发送到所述多个多路复用器的数量N中的每一个; 以及耦合在所述多个多路复用器和所述数据存储阵列之间的中平面设备，用于将所述数据信号从所述多个复用器传送到所述数据存储阵列。第一存储处理器，第二存储处理器，多个复用器，多个仲裁器和中间板都安装在单个印刷电路板上。

2. 发明授权

US06924986B1 Invertible, pluggable module for variable I/O densities 有权
公开(公告)号：US06924986B1
公开(公告)日：2005-08-02
申请号：US10608745
申请日：2003-06-27
申请人： Steven D. Sardella , Stephen E. Strickland , Bassem N. Bishay , Thomas J. Connor, Jr.
发明人： Steven D. Sardella , Stephen E. Strickland , Bassem N. Bishay , Thomas J. Connor, Jr.
IPC分类号： H01R12/00 , H05K7/10 , H05K7/14
CPC分类号： H05K7/1429 , Y10T29/49128 , Y10T29/4913 , Y10T29/49139 , Y10T29/49147
摘要： Disclosed is a system including a circuit board and several pluggable modules coupled to the circuit board. The several pluggable modules are insertable through side-by-side slots in an enclosure in which the circuit board resides. A first pluggable module is coupled to the circuit board via a first connector, while a second pluggable module is coupled to the circuit board via a second connector such that the second pluggable module is laterally offset from the first pluggable module. The first and second connectors are right angle connectors, and the second right angle connector is inverted relative to the first right angle connector. The first and second pluggable modules are I/O modules for transporting high speed differential signals, and wherein the first pluggable module includes several XFP connectors, and wherein the second pluggable module includes several SFP connectors. The second pluggable module includes several SFP connectors arranged on both sides of the pluggable module.

3. 发明授权

US07290330B2 Coupling invertible and pluggable module to a circuit board 有权
标题翻译：将可逆和可插拔模块耦合到电路板
公开(公告)号：US07290330B2
公开(公告)日：2007-11-06
申请号：US11114761
申请日：2005-04-26
申请人： Steven D. Sardella , Stephen E. Strickland , Bassem N. Bishay , Thomas J. Connor, Jr.
发明人： Steven D. Sardella , Stephen E. Strickland , Bassem N. Bishay , Thomas J. Connor, Jr.
IPC分类号： H05K3/30
CPC分类号： H05K7/1429 , Y10T29/49128 , Y10T29/4913 , Y10T29/49139 , Y10T29/49147
摘要： A system including a circuit board and several pluggable modules coupled to the circuit board. The several pluggable modules are insertable through side-by-side slots in an enclosure in which the circuit board resides. A first pluggable module is coupled to the circuit board via a first connector, while a second pluggable module is coupled to the circuit board via a second connector such that the second pluggable module is laterally offset from the first pluggable module. The first and second connectors are right angle connectors, and the second right angle connector is inverted relative to the first right angle connector. The first and second pluggable modules are I/O modules for transporting high speed differential signals, and wherein the first pluggable module includes several XFP connectors, and wherein the second pluggable module includes several SFP connectors. The second pluggable module includes several SFP connectors arranged on both sides of the pluggable module.
摘要翻译：一种包括电路板和耦合到电路板的几个可插拔模块的系统。几个可插拔模块可以通过电路板所在的外壳中的并排插槽插入。第一可插拔模块经由第一连接器耦合到电路板，而第二可插拔模块经由第二连接器耦合到电路板，使得第二可插拔模块从第一可插拔模块横向偏移。第一和第二连接器是直角连接器，第二直角连接器相对于第一直角连接器反转。第一和第二可插拔模块是用于传送高速差分信号的I / O模块，并且其中第一可插拔模块包括多个XFP连接器，并且其中第二可插拔模块包括多个SFP连接器。第二可插拔模块包括布置在可插拔模块两侧的多个SFP连接器。

4. 发明授权

US07590776B1 Data storage techniques utilizing host-side multiplexers 有权
标题翻译：利用主机侧多路复用器的数据存储技术
公开(公告)号：US07590776B1
公开(公告)日：2009-09-15
申请号：US10746317
申请日：2003-12-24
申请人： John V. Burroughs , Stephen Strickland , Bassem N. Bishay
发明人： John V. Burroughs , Stephen Strickland , Bassem N. Bishay
IPC分类号： G06F3/00 , H04L12/66 , H04J3/26
CPC分类号： G06F3/0658 , G06F3/0613 , G06F3/0689 , G06F13/4022
摘要： A data storage system has a circuit board module, a set of Serial ATA devices, and a set of Serial ATA cables connecting the circuit board module to the set of Serial ATA devices. The circuit board module includes a circuit board, multiple host circuits mounted to the circuit board and multiplexer circuitry mounted to the circuit board. Each host circuit is configured to perform data storage operations on the behalf of an external client. The multiplexer circuitry is configured to (i) receive control signals from the host circuits and (ii) provide communications pathways between the host circuits and the set of Serial ATA devices in response to the control signals. Such an embodiment alleviates the need for multiple versions of disk drive assemblies and their associated costs.
摘要翻译：数据存储系统具有电路板模块，一组串行ATA设备和一组串行ATA电缆，将电路板模块连接到串行ATA设备。电路板模块包括电路板，安装到电路板的多个主机电路和安装到电路板的多路复用器电路。每个主机电路被配置为代表外部客户端执行数据存储操作。多路复用器电路被配置为（i）从主机电路接收控制信号，以及（ii）响应于控制信号，在主机电路和串行ATA设备组之间提供通信路径。这样的实施例减轻了对多个版本的磁盘驱动器组件及其相关成本的需求。

5. 发明授权

US07447834B2 Managing serial attached small computer systems interface communications 有权
标题翻译：管理串口连接的小型计算机系统接口通信
公开(公告)号：US07447834B2
公开(公告)日：2008-11-04
申请号：US11324973
申请日：2006-01-03
申请人： John V. Burroughs , Matthew Long , Bassem N. Bishay , Douglas E. Peeke
发明人： John V. Burroughs , Matthew Long , Bassem N. Bishay , Douglas E. Peeke
IPC分类号： G06F12/00
CPC分类号： G06F3/0658 , G06F3/0626 , G06F3/067 , G06F3/0689 , G06F11/2089 , G06F11/2097 , G06F13/385
摘要： Data storage equipment includes a first storage processor comprising a processing circuit and a collection of packaged integrated circuit devices which has a first set of ports and a second set of ports; a second storage processor; and an interconnect coupled between the first and second storage processors. The processing circuit of the first storage processor is adapted to execute as follows. The collection of packaged integrated circuit devices of the first storage processor is configured to provide (i) communications to a set of storage devices through the first set of ports of the collection of packaged integrated circuit devices and (ii) other communications to the second storage processor through the second set of ports of the collection of packaged integrated circuit devices. Communications is passed between the first storage processor and the set of storage devices through the first set of ports of the collection of packaged integrated circuit devices. Communications is passed between the first storage processor and the second storage processor through the second set of ports of the collection of packaged integrated circuit devices.
摘要翻译：数据存储设备包括第一存储处理器，其包括处理电路和具有第一组端口和第二组端口的封装集成电路器件的集合; 第二存储处理器; 以及耦合在第一和第二存储处理器之间的互连。第一存储处理器的处理电路适于执行如下。第一存储处理器的封装集成电路设备的集合被配置为提供（i）通过封装的集成电路设备的集合的第一组端口向一组存储设备进行通信，以及（ii）到第二存储器的其他通信处理器通过第二套端口集成封装的集成电路器件。通过封装集成电路器件集合的第一组端口在第一存储处理器和存储设备组之间通信通信。通过封装集成电路装置集合的第二组端口在第一存储处理器和第二存储处理器之间通信通信。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式