专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07447834B2 Managing serial attached small computer systems interface communications 有权
标题翻译：管理串口连接的小型计算机系统接口通信
公开(公告)号：US07447834B2
公开(公告)日：2008-11-04
申请号：US11324973
申请日：2006-01-03
申请人： John V. Burroughs , Matthew Long , Bassem N. Bishay , Douglas E. Peeke
发明人： John V. Burroughs , Matthew Long , Bassem N. Bishay , Douglas E. Peeke
IPC分类号： G06F12/00
CPC分类号： G06F3/0658 , G06F3/0626 , G06F3/067 , G06F3/0689 , G06F11/2089 , G06F11/2097 , G06F13/385
摘要： Data storage equipment includes a first storage processor comprising a processing circuit and a collection of packaged integrated circuit devices which has a first set of ports and a second set of ports; a second storage processor; and an interconnect coupled between the first and second storage processors. The processing circuit of the first storage processor is adapted to execute as follows. The collection of packaged integrated circuit devices of the first storage processor is configured to provide (i) communications to a set of storage devices through the first set of ports of the collection of packaged integrated circuit devices and (ii) other communications to the second storage processor through the second set of ports of the collection of packaged integrated circuit devices. Communications is passed between the first storage processor and the set of storage devices through the first set of ports of the collection of packaged integrated circuit devices. Communications is passed between the first storage processor and the second storage processor through the second set of ports of the collection of packaged integrated circuit devices.
摘要翻译：数据存储设备包括第一存储处理器，其包括处理电路和具有第一组端口和第二组端口的封装集成电路器件的集合; 第二存储处理器; 以及耦合在第一和第二存储处理器之间的互连。第一存储处理器的处理电路适于执行如下。第一存储处理器的封装集成电路设备的集合被配置为提供（i）通过封装的集成电路设备的集合的第一组端口向一组存储设备进行通信，以及（ii）到第二存储器的其他通信处理器通过第二套端口集成封装的集成电路器件。通过封装集成电路器件集合的第一组端口在第一存储处理器和存储设备组之间通信通信。通过封装集成电路装置集合的第二组端口在第一存储处理器和第二存储处理器之间通信通信。

2. 发明申请

US20080126631A1 RAID data storage system with SAS expansion 有权
标题翻译： RAID数据存储系统与SAS扩展
公开(公告)号：US20080126631A1
公开(公告)日：2008-05-29
申请号：US11238601
申请日：2005-09-29
申请人： Adrianna D. Bailey , John V. Burroughs , John P. Didier , Morrie Gasser , Douglas E. Peeke , Matthew Long
发明人： Adrianna D. Bailey , John V. Burroughs , John P. Didier , Morrie Gasser , Douglas E. Peeke , Matthew Long
IPC分类号： G06F13/12
CPC分类号： G06F3/0658 , G06F3/0607 , G06F3/0689
摘要： A data storage system has a chassis and a pair of printed circuit boards disposed in the chassis. Each one of the pair of printed circuit boards has disposed thereon a processor, a translator controlled by the processor, a SAS expander having a bidirectional front end port and multiple bidirectional backend ports, and an expansion port, and a SAS controller coupled between the translator and the expander. The system also has an interposer printed circuit board disposed in the chassis, and multiple multiplexers disposed on the interposer printed circuit board. Each one of the multiplexers has a pair of bidirectional front end ports and a pair of bidirectional back end ports. A first one of the pair of bidirectional front end ports is connected to a corresponding backend port of the SAS expander disposed on a first one of the pair of storage processor printed circuit boards. A second one of the pair of bidirectional front end ports is connected to a corresponding backend port of the SAS expander disposed on a second one of the pair of storage processor printed circuit boards. The system also has multiople disk drives disposed in the chassis. Each one is coupled to at least one backend port of a corresponding one of the multiplexers.
摘要翻译：数据存储系统具有底盘和设置在底盘中的一对印刷电路板。一对印刷电路板中的每一个在其上设置有处理器，由处理器控制的转换器，具有双向前端端口和多个双向后端口的SAS扩展器和扩展端口，以及耦合在转换器之间的SAS控制器和扩展器。该系统还具有设置在机架中的插入式印刷电路板，以及设置在插入式印刷电路板上的多路复用器。每个复用器具有一对双向前端端口和一对双向后端口。一对双向前端端口中的第一个连接到设置在一对存储处理器印刷电路板中的第一个上的SAS扩展器的对应后端口。一对双向前端端口中的第二个连接到设置在一对存储处理器印刷电路板中的第二个上的SAS扩展器的对应后端口。该系统还具有设置在机箱中的多个磁盘驱动器。每个耦合到相应的一个多路复用器的至少一个后端口。

3. 发明授权

US07624206B2 RAID data storage system with SAS expansion 有权
标题翻译： RAID数据存储系统与SAS扩展
公开(公告)号：US07624206B2
公开(公告)日：2009-11-24
申请号：US11238601
申请日：2005-09-29
申请人： Adrianna D. Bailey , John V. Burroughs , John P. Didier , Morrie Gasser , Douglas E. Peeke , Matthew Long
发明人： Adrianna D. Bailey , John V. Burroughs , John P. Didier , Morrie Gasser , Douglas E. Peeke , Matthew Long
IPC分类号： G06F3/00 , G06F5/00 , G06F13/00
CPC分类号： G06F3/0658 , G06F3/0607 , G06F3/0689
摘要： A data storage system has a chassis and a pair of printed circuit boards disposed in the chassis. Each one of the pair of printed circuit boards has disposed thereon a processor, a translator controlled by the processor, a SAS expander having a bidirectional front end port and multiple bidirectional backend ports, and an expansion port, and a SAS controller coupled between the translator and the expander. The system also has an interposer printed circuit board disposed in the chassis, and multiple multiplexers disposed on the interposer printed circuit board. Each one of the multiplexers has a pair of bidirectional front end ports and a pair of bidirectional back end ports. A first one of the pair of bidirectional front end ports is connected to a corresponding backend port of the SAS expander disposed on a first one of the pair of storage processor printed circuit boards. A second one of the pair of bidirectional front end ports is connected to a corresponding backend port of the SAS expander disposed on a second one of the pair of storage processor printed circuit boards. The system also has multiple disk drives disposed in the chassis. Each one is coupled to at least one backend port of a corresponding one of the multiplexers.
摘要翻译：数据存储系统具有底盘和设置在底盘中的一对印刷电路板。一对印刷电路板中的每一个在其上设置有处理器，由处理器控制的转换器，具有双向前端端口和多个双向后端口的SAS扩展器和扩展端口，以及耦合在转换器之间的SAS控制器和扩展器。该系统还具有设置在机架中的插入式印刷电路板，以及设置在插入式印刷电路板上的多路复用器。每个复用器具有一对双向前端端口和一对双向后端口。一对双向前端端口中的第一个连接到设置在一对存储处理器印刷电路板中的第一个上的SAS扩展器的对应后端口。一对双向前端端口中的第二个连接到设置在一对存储处理器印刷电路板中的第二个上的SAS扩展器的对应后端口。该系统还具有设置在机箱中的多个磁盘驱动器。每个耦合到相应的一个多路复用器的至少一个后端口。

4. 发明授权

US07574542B2 SAS expansion topology for RAID data storage including multiplexers and SAS expanders for interfacing with single or dual ports drives 有权
标题翻译：用于RAID数据存储的SAS扩展拓扑，包括用于与单端口或双端口驱动器连接的多路复用器和SAS扩展器
公开(公告)号：US07574542B2
公开(公告)日：2009-08-11
申请号：US11238548
申请日：2005-09-29
申请人： John V. Burroughs , Douglas E. Peeke
发明人： John V. Burroughs , Douglas E. Peeke
IPC分类号： G06F3/00 , G06F5/00 , G06F13/00
CPC分类号： G06F1/206
摘要： A data storage system having a first chassis, such first chassis having a pair of SAS expanders and a second chassis having a pair of SAS expanders. The first one of the pair of SAS expanders is connected to only an expansion port of a first one of a pair of signal processor printed circuit boards in the first one of the chassis. An expansion port of a second one of the pair of SAS expander is connected to only the expansion port of a second one of the pair of signal processor printed circuit boards in the second one of the chassis.
摘要翻译：一种具有第一机箱的数据存储系统，该第一机架具有一对SAS扩展器和具有一对SAS扩展器的第二机架。一对SAS扩展器中的第一个仅连接到第一个机箱中的一对信号处理器印刷电路板中的第一个的扩展端口。一对SAS扩展器中的第二个扩展器的扩展端口仅连接到第二个机架中的一对信号处理器印刷电路板中的第二个的扩展端口。

5. 发明授权

US07120721B1 Fibre channel architecture port having optical and copper connectors 有权
标题翻译：具有光纤和铜连接器的光纤通道架构端口
公开(公告)号：US07120721B1
公开(公告)日：2006-10-10
申请号：US10228513
申请日：2002-08-27
申请人： James M. Tuttle , Douglas E. Peeke
发明人： James M. Tuttle , Douglas E. Peeke
IPC分类号： G06F9/00 , G06F13/38 , G02B6/36
CPC分类号： G06F13/385
摘要： First and second inputs are associated with a port. Logic produces indications to software to cause the first input and second input to appear as a single input to the software. The logic produces an indication that no signal is present on either the first input or the second input. When a port bypass controller is coupled to the port, the logic produces an indication that both the first and second inputs are bypassed. When the port bypass controller is coupled to a Fibre Channel arbitrated loop, the logic produces a first signal to control whether the first input is included on the Fibre Channel arbitrated loop or bypassed, and a second signal to control whether the second input is included in the Fibre Channel arbitrated loop or bypassed.
摘要翻译：第一个和第二个输入与端口相关联。逻辑产生软件的指示，使第一个输入和第二个输入显示为软件的单个输入。逻辑产生在第一输入或第二输入上不存在信号的指示。当端口旁路控制器耦合到端口时，逻辑产生第一和第二输入被旁路的指示。当端口旁路控制器耦合到光纤通道仲裁环路时，逻辑产生第一信号以控制第一输入是包括在光纤通道仲裁环路还是被旁路，以及第二信号以控制第二输入是否包括在光纤通道仲裁环路或旁路。

6. 发明授权

US07254741B1 Attaining high availability through a power system branch architecture 有权
标题翻译：通过电力系统分支架构实现高可用性
公开(公告)号：US07254741B1
公开(公告)日：2007-08-07
申请号：US10259335
申请日：2002-09-27
申请人： Steven D. Sardella , Douglas E. Peeke , Timothy D. Sykes
发明人： Steven D. Sardella , Douglas E. Peeke , Timothy D. Sykes
IPC分类号： G06F11/00
CPC分类号： G06F11/2015 , G06F11/2094
摘要： High availability is provided in a storage system. The storage system includes a plurality of storage devices having reserved space, for example, for an operating system. Several power branches provide power to the storage devices. At least one of the storage devices is coupled to a first of the power branches, and at least one other storage device is coupled to another of the power branches. Furthermore, each of several devices has a unique address represented by a separate plurality of address bits. Logic produces intermediate bits, the number of intermediate bits being fewer than the number of address bits. The intermediate bits are used to drive the address bits. Some of the intermediate bits drive more than one address bit.
摘要翻译：在存储系统中提供高可用性。存储系统包括具有例如用于操作系统的保留空间的多个存储设备。几个电源分支为存储设备提供电源。存储设备中的至少一个耦合到第一功率分支，并且至少一个其它存储设备耦合到另一个功率分支。此外，几个设备中的每一个具有由单独的多个地址位表示的唯一地址。逻辑产生中间位，中间位数少于地址位数。中间位用于驱动地址位。一些中间位驱动多个地址位。

7. 发明授权

US06901202B2 Storage system with a diskless enclosure 有权
标题翻译：存储系统带有无盘机箱
公开(公告)号：US06901202B2
公开(公告)日：2005-05-31
申请号：US10255291
申请日：2002-09-26
申请人： Douglas E. Peeke , Brian K. Bailey
发明人： Douglas E. Peeke , Brian K. Bailey
IPC分类号： G02B6/00 , G06F13/40
CPC分类号： G06F13/409
摘要： Described is a storage system that operates with a diskless enclosure. The diskless enclosure comprises a communication port connected to an arbitrated loop, a plurality of storage ports each being connectable to a disk module, and port bypass control circuitry. The port bypass control circuitry includes retimer circuitry for retiming communication signals passing through the communication port to and from the arbitrated loop. The port bypass control circuitry forwards retimed communication signals to the arbitrated loop without any storage port of the plurality of storage ports having a disk module connected thereto.
摘要翻译：描述了一种使用无盘外壳操作的存储系统。无盘外壳包括连接到仲裁环的通信端口，每个可连接到盘模块的多个存储端口和端口旁路控制电路。端口旁路控制电路包括重新定时器电路，用于将通过通信端口的通信信号重新定向到仲裁环路和从仲裁环路。端口旁路控制电路将重新定时通信信号转发到仲裁环路，而多个存储端口的任何存储端口都具有连接到其上的盘模块。

8. 发明授权

US07627005B2 Multiplexing system 有权
标题翻译：复用系统
公开(公告)号：US07627005B2
公开(公告)日：2009-12-01
申请号：US11238600
申请日：2005-09-29
申请人： Douglas E. Peeke
发明人： Douglas E. Peeke
IPC分类号： H04J3/04
CPC分类号： G06F3/0658 , G06F3/0607 , G06F3/0689 , G11B33/125
摘要： A multiplexing system couples a pair of input ports to a either a dual ported disk drive or a single ported disk drive. The system includes a multiplexer having the pair of first ports and a pair of second ports. The multiplexer is configurable to couple each one of the pair of first ports to a corresponding one of the pair of second ports when the pair of second ports are coupled to the dual ported disk drive and to couple both pair of first ports to a single one of the second ports when a single ported disk drive is coupled to said single one of the second ports.
摘要翻译：复用系统将一对输入端口耦合到双端口磁盘驱动器或单端口磁盘驱动器。该系统包括具有一对第一端口和一对第二端口的多路复用器。当所述一对第二端口耦合到所述双端口磁盘驱动器并且将所述一对第一端口耦合到单个第一端口时，所述多路复用器可配置为将所述一对第一端口中的每一个耦合到所述一对第二端口中的对应的一个当单个移植的磁盘驱动器耦合到所述单个第二端口时，所述第二端口的所述第二端口。

9. 发明授权

US07603515B1 Midplane-independent implementations of data storage system enclosures 有权
标题翻译：数据存储系统机箱的中平面独立实现
公开(公告)号：US07603515B1
公开(公告)日：2009-10-13
申请号：US11839897
申请日：2007-08-16
申请人： Mickey S. Felton , Albert F. Beinor, Jr. , Douglas E. Peeke , Joseph P. King, Jr. , Ralph C. Frangioso, Jr.
发明人： Mickey S. Felton , Albert F. Beinor, Jr. , Douglas E. Peeke , Joseph P. King, Jr. , Ralph C. Frangioso, Jr.
IPC分类号： G06F13/12
CPC分类号： G11B33/126 , G06F11/2007
摘要： Described is a midplane-less storage system comprising an enclosure including a control board having an electrical connector attached thereto and a processing unit. The enclosure also includes a disk drive module with a disk drive for storing data and an adapter board electrically connected to the disk drive. The adapter board has a controller and an electrical connector that is mated to the electrical connector of the control board. A communication bus extends from the control board to the disk drive module through the mated electrical connectors. The processing unit of the control board communicates with the controller of the adapter board over the communication bus in accordance with a communication protocol in order to control operation of the disk drive.
摘要翻译：描述的是一种无中面平面的存储系统，其包括一个外壳，该外壳包括一个连接有电连接器的控制板和一个处理单元。外壳还包括具有用于存储数据的磁盘驱动器的磁盘驱动器模块和电连接到磁盘驱动器的适配器板。适配器板具有与控制板的电连接器配合的控制器和电连接器。通信总线通过配对的电连接器从控制板延伸到磁盘驱动器模块。控制板的处理单元根据通信协议通过通信总线与适配器板的控制器通信，以便控制盘驱动器的操作。

10. 发明授权

US07472210B2 Multiplexing and bypass circuit for interfacing either single or dual ported drives to multiple storage processors 有权
标题翻译：将单端口或双端口驱动器连接到多个存储处理器的复用和旁路电路
公开(公告)号：US07472210B2
公开(公告)日：2008-12-30
申请号：US11167884
申请日：2005-06-27
申请人： Douglas E. Peeke
发明人： Douglas E. Peeke
IPC分类号： G06F3/00 , G06F5/00 , G08C15/00 , H04L12/00
CPC分类号： G06F3/0658 , G06F3/0607 , G06F3/0634 , G06F3/0689
摘要： Single and dual ported devices are interfaced to a system via a 2:2 multiplexing device. The multiplexing device is coupled to two system ports and two device ports. The multiplexing device includes an active multiplexer coupled to the two system ports and a multiplexed port. The multiplexing device also includes bypass circuitry coupled to the two system ports and two bypass ports. In operation, when the multiplexing device is coupled via one of the device ports to a single ported device such as a single ported disk drive, the active multiplexer is activated and the bypass circuitry is deactivated and the multiplexed port is coupled to the device port. When the multiplexing device is coupled via both device ports to a dual ported device, the active multiplexer is deactivated and the bypass circuitry is activated and the bypass ports are coupled to the two device ports.
摘要翻译：单和双端口设备通过2：2多路复用设备连接到系统。复用设备耦合到两个系统端口和两个设备端口。多路复用装置包括耦合到两个系统端口的主动多路复用器和多路复用端口。复用设备还包括耦合到两个系统端口和两个旁路端口的旁路电路。在操作中，当复用设备经由设备端口之一耦合到单端口设备（例如单端口磁盘驱动器）时，激活多路复用器并且旁路电路被去激活，并且多路复用端口耦合到设备端口。当多路复用器件通过两个器件端口耦合到双端口器件时，有源多路复用器被去激活，并且旁路电路被激活，并且旁路端口耦合到两个器件端口。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式