会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Integration of silicon-rich material in the self-aligned via approach of dual damascene interconnects
    • 将富硅材料集成在双镶嵌互连的自对准通孔中
    • US06350675B1
    • 2002-02-26
    • US09686282
    • 2000-10-12
    • Simon ChooiMei-Sheng ZhouSubhash GuptaYi Xu
    • Simon ChooiMei-Sheng ZhouSubhash GuptaYi Xu
    • H01L214763
    • H01L21/76832H01L21/0274H01L21/31116H01L21/31144H01L21/7681H01L21/76825H01L21/76826
    • This invention relates to a method of fabrication used for semiconductor integrated circuit devices, and more specifically, in the formation of self-aligned dual damascene interconnects and vias, which incorporates low dielectric constant intermetal dielectrics (IMD) and utilizes silylated top surface imaging (TSI) photoresist, with a single or multi-step selective reactive ion etch (RIE) process, to form trench/via opening. The invention incorporates the use of a silylated top surface imaging (TSI) resist etch barrier layer to form the via pattern, in the first level of a dual damascene process. Two variations of using the top surface imaging (TSI) resist, with and without leaving an exposed region in place, are described in the first and second embodiment of the invention, and in addition, a thin dielectric layer is made use of just below the resist layer. Provided adhesion between the top surface imaging (TSI) photoresist and the low dielectric constant intermetal dielectric (IMD) is good, the thin dielectric layer described above can be omitted, yielding the third and fourth embodiment of the invention. Special attention in the process is given to protecting the integrity of the low dielectric constant intermetal dielectric (ILD) material, selected from the group consisting of organic based or carbon doped silicon dioxide.
    • 本发明涉及用于半导体集成电路器件的制造方法,更具体地说,涉及形成自对准的双镶嵌互连和通孔,其结合了低介电常数金属间电介质(IMD)并利用甲硅烷基化的顶表面成像(TSI )光致抗蚀剂,具有单步或多步选择性反应离子蚀刻(RIE)工艺,以形成沟槽/通孔。 本发明包括在双镶嵌工艺的第一水平中使用甲硅烷基化的顶表面成像(TSI)抗蚀剂蚀刻阻挡层以形成通孔图案。 在本发明的第一和第二实施例中描述了使用顶表面成像(TSI)抗蚀剂的两种变型,其具有和不具有将暴露区域保持在适当位置,此外,使用刚好低于 抗蚀剂层。 提供顶表面成像(TSI)光致抗蚀剂和低介电常数金属间电介质(IMD)之间的粘附性是好的,可以省略上述薄介电层,产生本发明的第三和第四实施例。 该方法中特别注意保护低介电常数金属间电介质(ILD)材料的完整性,该材料选自有机基或掺碳二氧化硅。