专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4660618A Flow stop control method and apparatus for casting withdrawal control of horizontal continuous casting machine 失效
标题翻译：卧式连铸机浇注取料控制流量控制方法及装置
公开(公告)号：US4660618A
公开(公告)日：1987-04-28
申请号：US764131
申请日：1985-08-09
申请人： Kazuo Mitani , Yoshiharu Hirota , Shinobu Kumagai , Shigeki Komori , Masahiro Tsuru
发明人： Kazuo Mitani , Yoshiharu Hirota , Shinobu Kumagai , Shigeki Komori , Masahiro Tsuru
IPC分类号： B22D11/04 , B22D11/128 , B22D11/14 , B22D11/16 , B22D11/20
CPC分类号： B22D11/20
摘要： In a horizontal continuous casting machine having a casting withdrawing cycle consisting of withdrawing, stopping and push-back periods, a method of controlling the stop of the flow of a casting during the stopping period of the withdrawing cycle so as to stop the flow of the casting within a predetermined period. The desired braking torque is calculated in consideration of the load variations due to the casting condition of the horizontal continuous casting machine and the braking torque is applied to the pinch roll shafts upon the termination of the withdrawing period thereby effecting the stop of the flow of the casting during the stopping period within the predetermined time.
摘要翻译：在具有由抽出，停止和推回周期组成的铸造抽出循环的水平连续铸造机中，控制在抽出循环的停止期间停止流体流动的方法，以便停止在预定时间内铸造。考虑到由于水平连续铸造机的铸造条件引起的负载变化而计算出期望的制动转矩，并且在抽出时间结束时将制动转矩施加到夹送辊轴，从而实现停止在预定时间内停止期间铸造。

2. 发明授权

US4770229A Horizontal type continuous casting machine for casting molten steel into cast steel strand 失效
标题翻译：卧式连铸机用于将钢水铸造成铸钢绞线
公开(公告)号：US4770229A
公开(公告)日：1988-09-13
申请号：US63704
申请日：1987-06-15
申请人： Shigeki Komori , Masahiro Tsuru
发明人： Shigeki Komori , Masahiro Tsuru
IPC分类号： B22D11/045 , B22D11/047 , B22D11/00
CPC分类号： B22D11/045 , B22D11/0475
摘要： A horizontal type continuous casting machine for casting molten steel into a cast steel strand, which comprises: a tundish for receiving molten steel to be cast; a horizontal metal mold connected through a front nozzle, a feed nozzle, a break ring and a metal spacer ring having therein a cooling water passage to an opening provided in the lower portion of a side wall of the tundish; at least one pair of pinch rolls for intermittently and continuously withdrawing molten steel directed from the tundish to the horizontal mold into a cast steel strand in the horizontal direction through the horizontal mold by means of a plurality of cycles each comprising one pull and one push; and a cooling zone for cooling the cast steel strand withdrawn from the horizontal mold.
摘要翻译：一种用于将钢水铸造成铸钢绞线的卧式连续铸造机，其包括：用于接收待浇铸钢水的中间包; 通过前喷嘴连接的水平金属模具，进料喷嘴，断环和金属隔离环，其中具有设置在中间包的侧壁的下部的开口的冷却水通道; 至少一对夹送辊，用于通过多个循环来间歇地且连续地将从中间包指向水平模具的钢水沿水平方向通过水平模具取出，以及用于冷却从水平模具取出的铸钢绞线的冷却区域。

3. 发明授权

US09196633B2 Display device 有权
标题翻译：显示设备
公开(公告)号：US09196633B2
公开(公告)日：2015-11-24
申请号：US12556704
申请日：2009-09-10
申请人： Shunpei Yamazaki , Kengo Akimoto , Shigeki Komori , Hideki Uochi , Tomoya Futamura , Takahiro Kasahara
发明人： Shunpei Yamazaki , Kengo Akimoto , Shigeki Komori , Hideki Uochi , Tomoya Futamura , Takahiro Kasahara
IPC分类号： H01L33/00 , H01L27/12 , G02F1/1362 , H01L27/02 , H01L29/786
CPC分类号： H01L27/124 , G02F1/136204 , G02F1/136286 , H01L27/0266 , H01L27/1225 , H01L29/7869
摘要： A protective circuit includes a non-linear element which includes a gate electrode, a gate insulating layer covering the gate electrode, a first oxide semiconductor layer overlapping with the gate electrode over the gate insulating layer, and a first wiring layer and a second wiring layer whose end portions overlap with the gate electrode over the first oxide semiconductor layer and in which a conductive layer and a second oxide semiconductor layer are stacked. Over the gate insulating layer, oxide semiconductor layers with different properties are bonded to each other, whereby stable operation can be performed as compared with Schottky junction. Thus, the junction leakage can be reduced and the characteristics of the non-linear element can be improved.
摘要翻译：保护电路包括非线性元件，其包括栅电极，覆盖栅电极的栅极绝缘层，与栅极绝缘层上的栅电极重叠的第一氧化物半导体层，以及第一布线层和第二布线层其端部与第一氧化物半导体层上的栅电极重叠，并且其中层叠有导电层和第二氧化物半导体层。在栅极绝缘层上，具有不同性质的氧化物半导体层彼此结合，由此可以进行与肖特基结的稳定操作。因此，可以降低结漏电，提高非线性元件的特性。

4. 发明授权

US08389988B2 Display device 有权
公开(公告)号：US08389988B2
公开(公告)日：2013-03-05
申请号：US12571554
申请日：2009-10-01
申请人： Shunpei Yamazaki , Kengo Akimoto , Shigeki Komori , Hideki Uochi , Tomoya Futamura , Takahiro Kasahara
发明人： Shunpei Yamazaki , Kengo Akimoto , Shigeki Komori , Hideki Uochi , Tomoya Futamura , Takahiro Kasahara
IPC分类号： H01L28/72
CPC分类号： G02F1/136204 , H01L27/0248 , H01L27/1225 , H01L27/124 , H01L33/0041 , H01L2924/0002 , H01L2924/00
摘要： In order to take advantage of the properties of a display device including an oxide semiconductor, a protective circuit and the like having appropriate structures and a small occupied area are necessary. The protective circuit is formed using a non-linear element which includes a gate insulating film covering a gate electrode; a first oxide semiconductor layer over the gate insulating film; a channel protective layer covering a region which overlaps with a channel formation region of the first oxide semiconductor layer; and a first wiring layer and a second wiring layer each of which is formed by stacking a conductive layer and a second oxide semiconductor layer and over the first oxide semiconductor layer. The gate electrode is connected to a scan line or a signal line, the first wiring layer or the second wiring layer is directly connected to the gate electrode.

5. 发明申请

US20100072470A1 DISPLAY DEVICE 有权
标题翻译：显示设备
公开(公告)号：US20100072470A1
公开(公告)日：2010-03-25
申请号：US12556695
申请日：2009-09-10
申请人： Shunpei Yamazaki , Kengo Akimoto , Shigeki Komori , Hideki Uochi , Tomoya Futamura , Takahiro Kasahara
发明人： Shunpei Yamazaki , Kengo Akimoto , Shigeki Komori , Hideki Uochi , Tomoya Futamura , Takahiro Kasahara
IPC分类号： H01L33/00
CPC分类号： H01L29/7869 , H01L27/0266 , H01L27/1225 , H01L27/124
摘要： A protective circuit includes a non-linear element which includes a gate electrode, a gate insulating layer covering the gate electrode, a first oxide semiconductor layer overlapping with the gate electrode over the gate insulating layer, a channel protective layer overlapping with a channel formation region of the first oxide semiconductor layer, and a pair of a first wiring layer and a second wiring layer whose end portions overlap with the gate electrode over the channel protective layer and in which a conductive layer and a second oxide semiconductor layer are stacked. Over the gate insulating layer, oxide semiconductor layers with different properties are bonded to each other, whereby stable operation can be performed as compared with Schottky junction. Thus, the junction leakage can be reduced and the characteristics of the non-linear element can be improved.
摘要翻译：保护电路包括非线性元件，其包括栅电极，覆盖栅电极的栅极绝缘层，与栅绝缘层上的栅电极重叠的第一氧化物半导体层，与沟道形成区重叠的沟道保护层的第一氧化物半导体层，以及一对第一布线层和第二布线层，其端部与沟道保护层上的栅电极重叠，并且其中层叠有导电层和第二氧化物半导体层。在栅极绝缘层上，具有不同性质的氧化物半导体层彼此结合，由此可以进行与肖特基结的稳定操作。因此，可以降低结漏电，提高非线性元件的特性。

6. 发明申请

US20070026600A1 MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE 失效
标题翻译：半导体器件和半导体器件的制造方法
公开(公告)号：US20070026600A1
公开(公告)日：2007-02-01
申请号：US11381654
申请日：2006-05-04
申请人： Shigeki Komori
发明人： Shigeki Komori
IPC分类号： H01L21/8238 , H01L21/3205 , H01L21/4763
CPC分类号： H01L21/823814 , H01L21/28097 , H01L21/28518 , H01L21/823835 , H01L21/82385 , H01L29/4975 , H01L29/66545 , H01L29/6659 , H01L29/7833
摘要： The technology which can improve the performance of a MOS transistor in which all the regions of the gate electrode were silicided is offered. A gate insulating film and a gate electrode of an nMOS transistor are laminated and formed in this order on a semiconductor substrate. A source/drain region of the nMOS transistor is formed in the upper surface of the semiconductor substrate. The source/drain region is silicided after siliciding all the regions of the gate electrode. Thus, silicide does not cohere in the source/drain region by the heat treatment at the silicidation of the gate electrode by siliciding the source/drain region after the silicidation of the gate electrode. Therefore, the electric resistance of the source/drain region is reduced and junction leak can be reduced. As a result, the performance of the nMOS transistor improves.
摘要翻译：提供了可以提高栅电极的所有区域被硅化的MOS晶体管的性能的技术。将nMOS晶体管的栅极绝缘膜和栅电极依次层叠并形成在半导体基板上。 nMOS晶体管的源极/漏极区域形成在半导体衬底的上表面中。在硅化栅电极的所有区域之后，源极/漏极区域被硅化。因此，通过在栅极电极的硅化后硅化硅化源极/漏极区域，通过在栅电极的硅化处理进行热处理，硅化物不会在源极/漏极区域内固定。因此，源极/漏极区域的电阻减小，结点泄漏可以减小。结果，提高了nMOS晶体管的性能。

7. 发明申请

US20060261336A1 SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF 有权
公开(公告)号：US20060261336A1
公开(公告)日：2006-11-23
申请号：US11383694
申请日：2006-05-16
申请人： Hideto Ohnuma , Masaharu Nagai , Mitsuaki Osame , Masayuki Sakakura , Shigeki Komori , Shunpei Yamazaki
发明人： Hideto Ohnuma , Masaharu Nagai , Mitsuaki Osame , Masayuki Sakakura , Shigeki Komori , Shunpei Yamazaki
IPC分类号： H01L29/04
CPC分类号： H01L27/124 , H01L27/1214 , H01L27/1251 , H01L27/1288 , H01L27/14623 , H01L27/3244 , H01L29/78645
摘要： It is an object of the present invention to form a plurality of elements in a limited area to reduce the area occupied by the elements for integration so that further higher resolution (increase in number of pixels), reduction of each display pixel pitch with miniaturization, and integration of a driver circuit that drives a pixel portion can be advanced in semiconductor devices such as liquid crystal display devices and light-emitting devices that has EL elements. A photomask or a reticle provided with an assist pattern that is composed of a diffraction grating pattern or a semi-transparent film and has a function of reducing a light intensity is applied to a photolithography process for forming a gate electrode to form a complicated gate electrode. In addition, a top-gate TFT that has the multi-gate structure described above and a top gate TFT that has a single-gate structure can be formed on the same substrate just by changing the mask without increasing the number of processes.

8. 发明授权

US06747323B2 Static semiconductor memory device 失效
标题翻译：静态半导体存储器件
公开(公告)号：US06747323B2
公开(公告)日：2004-06-08
申请号：US10330168
申请日：2002-12-30
申请人： Shigeki Komori
发明人： Shigeki Komori
IPC分类号： H01L2976
CPC分类号： H01L27/11 , H01L27/1104 , Y10S257/903
摘要： A static semiconductor memory device capable of preventing soft errors is provided. The static semiconductor memory device includes: a silicon substrate having a p-type well region; a storage node; an n-type-low-concentration impurity region and a high-concentration impurity region formed in the surface of p-type well region and connected to storage node; and a p-type impurity region formed to have contact with high-concentration impurity region.
摘要翻译：提供了能够防止软错误的静态半导体存储器件。静态半导体存储器件包括：具有p型阱区的硅衬底; 存储节点连接到存储节点的p型阱区域的表面形成有n型低浓度杂质区域和高浓度杂质区域; 和形成为与高浓度杂质区接触的p型杂质区。

9. 发明授权

US5138420A Semiconductor device having first and second type field effect transistors separated by a barrier 失效
标题翻译：具有由屏障隔开的第一和第二类场效应晶体管的半导体器件
公开(公告)号：US5138420A
公开(公告)日：1992-08-11
申请号：US608050
申请日：1990-10-31
申请人： Shigeki Komori , Katsuhiro Tsukamoto
发明人： Shigeki Komori , Katsuhiro Tsukamoto
IPC分类号： H01L27/092
CPC分类号： H01L27/0928 , Y10S257/929
摘要： A complementary field effect element develops an intensified latch-up preventive property even if the distance between the emitters of parasitic transistors is short, and a method of producing the same are disclosed. The complementary field effect element includes a high concentration impurity layer (16) formed by ion implantation in the boundary region between a P-well (2) and an N-well (3) which are formed adjacent each other on the main surface of a semiconductor substrate (1). Therefore, carriers passing through the boundary region between the P-well (2) and the N-well (3) are decreased, so that even if the distance between the emitters (4, 5) of parasitic transistors is short, there is obtained an intensified latch-up preventive property.
摘要翻译：即使寄生晶体管的发射极之间的距离短，互补的场效应元件也产生增强的防闩锁特性，并且公开了其制造方法。互补场效应元件包括在P阱（2）和N阱（3）之间的边界区域中通过离子注入形成的高浓度杂质层（16），它们彼此相邻地形成在半导体衬底（1）。因此，通过P阱（2）和N阱（3）之间的边界区域的载流子减少，使得即使寄生晶体管的发射极（4,5）之间的距离较短，也可获得增强了防闩锁性能。

10. 发明授权

US5045901A Double diffusion metal-oxide-semiconductor device having shallow source and drain diffused regions 失效
标题翻译：具有浅源极和漏极扩散区域的双扩散金属氧化物半导体器件
公开(公告)号：US5045901A
公开(公告)日：1991-09-03
申请号：US577711
申请日：1990-09-05
申请人： Shigeki Komori , Katsuhiro Tsukamoto
发明人： Shigeki Komori , Katsuhiro Tsukamoto
IPC分类号： H01L21/225 , H01L21/265 , H01L21/285 , H01L21/336 , H01L29/78
CPC分类号： H01L29/66606 , H01L21/2257 , H01L21/28525 , H01L29/78
摘要： A MOS transistor comprises source and drain impurity regions on a surface of a silicon substrate. The source and drain regions have a double diffusion structure including impurity regions of high concentration and impurity regions of low concentration surrounding the high-concentration impurity regions. Outgoing electrode layers of polysilicon are formed on surfaces of the source and drain impurity regions. A gate electrode is formed to partially extend over the outgoing electrode layers for the source and drain impurity regions. The source and drain impurity regions are formed by implanting impurities into the electrode layers and subsequently diffusing the impurities into the semiconductor substrate by thermal diffusion. Those processes of impurity implantation and thermal diffusion are effected after completion of the step of patterning the gate electrode. Since thermal diffusion of the impurity implantation for the source and drain regions occurs as a final heat treatment step in the process, the depth of the impurity implanted regions can be precisely controlled.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式