会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Multi-state EEprom read and write circuits and techniques
    • 多状态EEprom读写电路和技术
    • US5172338A
    • 1992-12-15
    • US508273
    • 1990-04-11
    • Sanjay MehrotraEliyahou HarariWinston Lee
    • Sanjay MehrotraEliyahou HarariWinston Lee
    • G11C16/02G01R31/28G11C7/00G11C11/00G11C11/56G11C16/00G11C16/04G11C16/06G11C16/10G11C16/16G11C16/28G11C16/34
    • G11C11/5621G11C11/5628G11C11/5635G11C11/5642G11C16/10G11C16/16G11C16/28G11C16/3436G11C16/3445G11C16/3459G11C7/04G11C2211/5621G11C2211/5631G11C2211/5634G11C2211/5645
    • Improvements in the circuits and techniques for read, write and erase of EEprom memory enable non-volatile multi-state memory to operate with enhanced performance over an extended period of time. In the improved circuits for normal read, and read between write or erase for verification, the reading is made relative to a set of threshold levels as provided by a corresponding set of reference cells which closely track and make adjustment for the variations presented by the memory cells. In one embodiment, each Flash sector of memory cells has its own reference cells for reading the cells in the sector, and a set of reference cells also exists for the whole memory chip acting as a master reference. In another embodiment, the reading is made relative to a set of threshold levels simultaneously by means of a one-to-many current mirror circuit. In improved write or erase circuits, verification of the written or erased data is done in parallel on a group of memory cells at a time and a circuit selectively inhibits further write or erase to those cells which have been correctly verified. Other improvements includes programming the ground state after erase, independent and variable power supply for the control gate of EEprom memory cells.
    • EEprom存储器的读,写和擦除电路和技术的改进使非易失性多态存储器能够在更长的时间内以更高的性能运行。 在用于正常读取和用于读取或擦除之间的读取和读取的改进电路进行验证之前,相对于由对应的一组参考单元提供的一组阈值电平进行读取,所述一组参考单元紧密地跟踪和调整由存储器呈现的变化 细胞。 在一个实施例中,存储器单元的每个闪存扇区具有其自己的用于读取扇区中的单元的参考单元,并且对于用作主参考的整个存储器芯片也存在一组参考单元。 在另一个实施例中,通过一对多电流镜像电路同时进行相对于一组阈值电平的读取。 在改进的写入或擦除电路中,写入或擦除的数据的验证一次在一组存储器单元上并行完成,并且电路选择性地禁止对已经被正确验证的那些单元进一步写入或擦除。 其他改进包括对擦除后的基准状态进行编程,独立和可变的电源为EEprom存储器单元的控制栅极。
    • 2. 发明授权
    • Multi-state EEprom read and write circuits and techniques
    • 多状态EEprom读写电路和技术
    • US5163021A
    • 1992-11-10
    • US734221
    • 1991-07-22
    • Sanjay MehrotraEliyahou HarariWinston Lee
    • Sanjay MehrotraEliyahou HarariWinston Lee
    • G11C11/56G11C16/10G11C16/16G11C16/34
    • G11C7/04G11C11/5621G11C11/5628G11C11/5635G11C11/5642G11C16/10G11C16/16G11C16/3436G11C16/3445G11C16/3459G11C2211/5621G11C2211/5631G11C2211/5634G11C2211/5645
    • Improvements in the circuits and techniques for read, write and erase of EEprom memory enable nonvolatile multi-state memory to operate with enhanced performance over an extended period of time. In the improved circuits for normal read, and read between write or erase for verification, the reading is made relative to a set of threshold levels as provided by a corresponding set of reference cells which closely track and make adjustment for the variations presented by the memory cells. In one embodiment, each Flash sector of memory cells has its own reference cells for reading the cells in the sector, and a set of reference cells also exists for the whole memory chip acting as a master reference. In another embodiment, the reading is made relative to a set of threshold levels simultaneously by means of a one-to-many current mirror circuit. In improved write or erase circuits, verification of the written or erased data is done in parallel on a group of memory cells at a time and a circuit selectively inhibits further write or erase to those cells which have been correctly verified. Other improvements includes programming the ground state after erase, independent and variable power supply for the control gate of EEprom memory cells.
    • 用于读,写和擦除EEprom存储器的电路和技术的改进使非易失性多状态存储器能够在更长的时间内以更高的性能运行。 在用于正常读取和用于读取或擦除之间的读取和读取的改进电路进行验证之前,相对于由对应的一组参考单元提供的一组阈值电平进行读取,所述一组参考单元紧密地跟踪和调整由存储器呈现的变化 细胞。 在一个实施例中,存储器单元的每个闪存扇区具有其自己的用于读取扇区中的单元的参考单元,并且对于用作主参考的整个存储器芯片也存在一组参考单元。 在另一个实施例中,通过一对多电流镜像电路同时进行相对于一组阈值电平的读取。 在改进的写入或擦除电路中,写入或擦除的数据的验证一次在一组存储器单元上并行完成,并且电路选择性地禁止对已经被正确验证的那些单元进一步写入或擦除。 其他改进包括对擦除后的基准状态进行编程,独立和可变的电源为EEprom存储器单元的控制栅极。