专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20070234183A1 Multi-bit memory device and memory system 有权
标题翻译：多位存储器和存储器系统
公开(公告)号：US20070234183A1
公开(公告)日：2007-10-04
申请号：US11605977
申请日：2006-11-30
申请人： Sang-Won Hwang , Jong-Soo Lee
发明人： Sang-Won Hwang , Jong-Soo Lee
IPC分类号： G11C29/00
CPC分类号： G11C29/44 , G11C11/5628 , G11C11/5642 , G11C16/04 , G11C16/0483 , G11C29/00 , G11C29/42 , G11C29/52 , G11C2029/0409 , G11C2211/5641 , G11C2211/5642
摘要： A nonvolatile memory device, memory system and read method are disclosed. The memory device comprises a memory cell array comprising a plurality of memory blocks each having a plurality of memory cells adapted to store N bits, where N is an integer greater than 1, a page buffer configured to perform a read operation adapted to read data from the memory cell array and output read data, an error correction circuit configured to detect and correct an error in read data stored in a memory block K and generate corresponding error information, and a control circuit configured to reduce the number of bits stored in the plurality of memory cells for memory block K from N to J, where J is an integer less than N but greater than zero, in response to the error information.
摘要翻译：公开了非易失性存储器件，存储器系统和读取方法。存储器件包括存储单元阵列，其包括多个存储器块，每个存储块具有适于存储N位的多个存储器单元，其中N是大于1的整数，被配置为执行适于从存储单元阵列和输出读取数据，错误校正电路，被配置为检测和校正存储在存储块K中的读取数据中的错误并产生相应的错误信息;以及控制电路，被配置为减少存储在多个存储单元阵列中的位数用于存储块K从N到J的存储器单元，其中J是小于N但大于零的整数，其响应于错误信息。

2. 发明授权

US07757153B2 Multi-bit memory device and memory system 有权
标题翻译：多位存储器和存储器系统
公开(公告)号：US07757153B2
公开(公告)日：2010-07-13
申请号：US11605977
申请日：2006-11-30
申请人： Sang-Won Hwang , Jong-Soo Lee
发明人： Sang-Won Hwang , Jong-Soo Lee
IPC分类号： G11C29/00
CPC分类号： G11C29/44 , G11C11/5628 , G11C11/5642 , G11C16/04 , G11C16/0483 , G11C29/00 , G11C29/42 , G11C29/52 , G11C2029/0409 , G11C2211/5641 , G11C2211/5642
摘要： A nonvolatile memory device, memory system and read method are disclosed. The memory device comprises a memory cell array comprising a plurality of memory blocks each having a plurality of memory cells adapted to store N bits, where N is an integer greater than 1, a page buffer configured to perform a read operation adapted to read data from the memory cell array and output read data, an error correction circuit configured to detect and correct an error in read data stored in a memory block K and generate corresponding error information, and a control circuit configured to reduce the number of bits stored in the plurality of memory cells for memory block K from N to J, where J is an integer less than N but greater than zero, in response to the error information.
摘要翻译：公开了非易失性存储器件，存储器系统和读取方法。存储器件包括存储单元阵列，其包括多个存储器块，每个存储块具有适于存储N位的多个存储器单元，其中N是大于1的整数，被配置为执行适于从存储单元阵列和输出读取数据，错误校正电路，被配置为检测和校正存储在存储块K中的读取数据中的错误并产生相应的错误信息;以及控制电路，被配置为减少存储在多个存储单元阵列中的位数用于存储块K从N到J的存储器单元，其中J是小于N但大于零的整数，其响应于错误信息。

3. 发明申请

US20080209282A1 Method of managing a flash memory and the flash memory 有权
标题翻译：管理闪存和闪存的方法
公开(公告)号：US20080209282A1
公开(公告)日：2008-08-28
申请号：US12003140
申请日：2007-12-20
申请人： Jong-Soo Lee , Sang-Won Hwang
发明人： Jong-Soo Lee , Sang-Won Hwang
IPC分类号： G06F11/07
CPC分类号： G11C11/5621 , G11C11/56 , G11C16/04 , G11C29/00 , G11C29/42 , G11C29/82 , G11C29/88 , G11C2029/0411 , G11C2211/5641 , G11C2229/723 , H01L27/101 , H01L27/105 , H01L27/1052
摘要： One embodiment of the method includes determining a type of cells in a block of the flash memory if an error is detected in at least a portion of the block, and selectively changing one of a cell type indicator and a bad block indicator associated with the block based on the determined type of cells in the block. The cell type indicator indicates a type of the cells in the associated block, and the bad block indicator indicates whether the associated block is a usable block.
摘要翻译：该方法的一个实施例包括：如果在块的至少一部分中检测到错误，则确定闪存的块中的小区的类型，并且选择性地改变与块相关联的小区类型指示符和坏块指示符之一基于块中确定的细胞类型。小区类型指示符指示相关块中的小区的类型，坏块指示符指示相关块是否是可用块。

4. 发明授权

US09846446B2 Apparatus for compensating for temperature and method therefor 有权
公开(公告)号：US09846446B2
公开(公告)日：2017-12-19
申请号：US14991408
申请日：2016-01-08
申请人： Jae-Won Choi , Jong-Soo Lee , Dae-Hyun Kwon , Bui Quang Diep , Seong-Sik Myoung , Jae-Hun Lee
发明人： Jae-Won Choi , Jong-Soo Lee , Dae-Hyun Kwon , Bui Quang Diep , Seong-Sik Myoung , Jae-Hun Lee
IPC分类号： G05F3/26 , G05F3/24 , G05F1/46 , G05F1/567
CPC分类号： G05F3/267 , G05F1/462 , G05F1/567 , G05F3/242 , G05F3/245
摘要： Disclosed are a temperature compensation apparatus and method. The apparatus includes a reference signal generator that supplies at least one of a first current which is constant regardless of temperature variation and a second current which is proportional to temperature variation, a slope amplifier that determines a first output current having a second temperature coefficient which is a multiple of a first temperature coefficient of the second current, based on the first current and the second current, and a slope controller that determines a second output current having a third temperature coefficient, using a weighted average of the first current and the second current.

5. 发明授权

US07425438B2 Vector for anti-HPV vaccine and transformed microorganism by the vector 有权
标题翻译：载体用于抗HPV疫苗和转化的微生物载体
公开(公告)号：US07425438B2
公开(公告)日：2008-09-16
申请号：US10530083
申请日：2003-10-17
申请人： Moon-Hee Sung , Ha Ryoung Poo , Jong-Soo Lee , Chang-Min Jung , Seong-Pyo Hong , Chul-Joong Kim , Sue-nie Park , Hyun-mi Pyo
发明人： Moon-Hee Sung , Ha Ryoung Poo , Jong-Soo Lee , Chang-Min Jung , Seong-Pyo Hong , Chul-Joong Kim , Sue-nie Park , Hyun-mi Pyo
IPC分类号： C12N1/20 , C12N15/00
CPC分类号： C07K14/005 , A61K39/0011 , A61K2039/523 , C12N7/00 , C12N2710/20022 , C12N2730/10122 , C12N2830/008
摘要： Expression vectors are described that can efficiently produce virion capsid protein, tumor-associated protein of human papillomavirus on a microbial surface. Bacterial strains harboring such surface display vectors, and the use of the bacterial strains or their extracts or purified products as complex vaccines, are also described. The surface display vectors contain one or more than two genes selected from among pgsB, pgsC and pgsA, encoding a poly-χ-glutamic acid synthetase complex (pgsBCA) of a Bacillus sp. strain, and genes that encode virion capsid proteins, tumor-associated proteins of human papillomavirus, Methodology for preparing the foregoing vectors, vaccines and transformed microorganisms are also described.
摘要翻译：描述了可以在微生物表面上有效地产生病毒载体衣壳蛋白，人乳头瘤病毒的肿瘤相关蛋白的表达载体。还描述了携带这种表面显示载体的细菌菌株，以及细菌菌株或其提取物或纯化产物作为复合疫苗的用途。表面显示载体含有一个或多于两个选自pgsB，pgsC和pgsA的基因，编码芽孢杆菌属的多基因 - 谷氨酸合成酶复合物（pgsBCA）。菌株和编码病毒载体衣壳蛋白，人乳头瘤病毒的肿瘤相关蛋白的基因。还描述了制备前述载体，疫苗和转化的微生物的方法。

6. 发明授权

US07207338B2 Tooth-cleaning paper combined with dental floss 失效
标题翻译：牙齿清洁纸与牙线结合
公开(公告)号：US07207338B2
公开(公告)日：2007-04-24
申请号：US10493174
申请日：2002-11-11
申请人： Jong-Soo Lee
发明人： Jong-Soo Lee
IPC分类号： A61C15/00
CPC分类号： A61C15/04
摘要： Disclosed is a tooth-cleaning paper combined with dental floss, in which the tooth-cleaning paper is formed of a thin paper or a gauze sterilized and wetted with an aqueous fluoride solution and has a plurality of edge cuts formed along an edge of the tooth-cleaning paper, and the dental floss is provided in a single strand or two strands along a margin of the tooth-cleaning paper to be fixed to the tooth-cleaning paper and has an exposed dental floss part formed by each of the plurality of edge cuts of the tooth-cleaning paper. The tooth-cleaning paper of the current invention is advantageous in terms of easily cleaning the teeth and interdental portions of users while not offending other persons at any time and in any place.
摘要翻译：公开了一种与牙线结合的牙齿清洁纸，其中牙齿清洁纸由薄纸或用氟化钠水溶液消毒和润湿的纱布形成，并且具有沿着牙齿边缘形成的多个边缘切口清洁纸，并且牙线沿着牙齿清洁纸的边缘以单股或两股提供，以固定到牙齿清洁纸上，并且具有由多个边缘中的每一个形成的暴露的牙线部分切割牙齿清洁纸。本发明的牙齿清洁纸在容易地清洁使用者的牙齿和齿间部分方面是有利的，而不会在任何时间和任何地方冒犯别人。

7. 发明授权

US06154602A Equalizer for digital video disk player 失效
标题翻译：数字视频盘播放器的均衡器
公开(公告)号：US06154602A
公开(公告)日：2000-11-28
申请号：US12053
申请日：1998-01-22
申请人： Jong-Soo Lee
发明人： Jong-Soo Lee
IPC分类号： G11B20/10 , H03H15/00 , H03H17/00 , H04B3/14 , H04N5/85 , H04N5/76
CPC分类号： H04N5/85 , G11B20/10009
摘要： An equalizer for a digital video disk player which is capable of obtaining a 5-tap transversal filter effect by providing a 3-tap transversal filter, reducing the number of elements, and obtaining a reliable 5-tap frequency characteristic. The equalizer includes first through third buffers for preventing a jittering problem of an RF signal due to a delay time, a 2T delay unit for 2T-delaying an output signal from the first buffer, a 4T delay unit for 4T-delaying an output signal from the third buffer, a summing unit for summing output signals from the first and third buffers with an output signal from the second buffer, and a low pass filter for allowing the summed output signals from the summing unit to have an equalizer characteristic suggested in the DVDP specification.
摘要翻译：一种用于数字视频盘播放器的均衡器，其能够通过提供3抽头横向滤波器来获得5抽头横向滤波器效应，减少元件数量并获得可靠的5抽头频率特性。均衡器包括用于防止由于延迟时间引起的RF信号的抖动问题的第一到第三缓冲器，用于2T延迟来自第一缓冲器的输出信号的2T延迟单元，用于4T延迟来自第三缓冲器，用于将来自第一和第三缓冲器的输出信号与来自第二缓冲器的输出信号相加的求和单元和用于允许来自求和单元的相加的输出信号具有在DVDP中建议的均衡器特性的低通滤波器规范。

8. 发明申请

US20080068912A1 Flash memory device and refresh method thereof 失效
标题翻译：闪存设备及其刷新方法
公开(公告)号：US20080068912A1
公开(公告)日：2008-03-20
申请号：US11783173
申请日：2007-04-06
申请人： Jong-Soo Lee
发明人： Jong-Soo Lee
IPC分类号： G11C7/12
CPC分类号： G11C16/3418 , G11C11/406 , G11C11/40622 , G11C16/3431
摘要： A method for refreshing a flash memory device includes providing first and second refresh fields that include a plurality of memory blocks, and determining, when there is a request for a refresh, a condition of a memory block to be refreshed in accordance with which of the first and second refresh fields includes the memory block to be refreshed.
摘要翻译：一种刷新闪速存储器件的方法包括：提供包括多个存储器块的第一和第二刷新场，以及当存在要刷新的请求时，确定要刷新的存储器块的状态，第一和第二刷新字段包括要刷新的存储块。

9. 发明申请

US20050134341A1 Duty cycle correcting circuits having a variable gain and methods of operating the same 失效
标题翻译：具有可变增益的占空比校正电路及其操作方法
公开(公告)号：US20050134341A1
公开(公告)日：2005-06-23
申请号：US10972847
申请日：2004-10-25
申请人： Jong-Soo Lee
发明人： Jong-Soo Lee
IPC分类号： H03K5/15 , H01L21/82 , H01L27/00 , H03K3/017 , H03K5/04 , H03K5/156
CPC分类号： H03K5/1565
摘要： Duty cycle correcting circuits having a gain adjusting circuit that selects one of a plurality of gains of the duty cycle correcting circuit based on a frequency of an input signal. An output circuit outputs a duty cycle corrected output signal based on the input signal and the selected one of the plurality of gains. The input signal may be an input clock signal and the output signal may be a corrected clock signal. Methods are also provided.
摘要翻译：具有增益调整电路的占空比校正电路，其基于输入信号的频率选择占空比校正电路的多个增益中的一个。输出电路基于输入信号和多个增益中选择的一个来输出占空比校正输出信号。输入信号可以是输入时钟信号，并且输出信号可以是校正的时钟信号。还提供了方法。

10. 发明申请

US20050050032A1 Method for automatically managing information using hyperlink features of a mobile terminal 有权
标题翻译：使用移动终端的超链接特征来自动管理信息的方法
公开(公告)号：US20050050032A1
公开(公告)日：2005-03-03
申请号：US10902801
申请日：2004-08-02
申请人： Jong-Soo Lee
发明人： Jong-Soo Lee
IPC分类号： H04B1/40 , G06F17/30
CPC分类号： G06F17/30893 , Y10S707/99933
摘要： A system and method for managing information of a mobile terminal automatically generates a link to related information in association with one or more separate function databases in the mobile terminal. All information stored in each function database is also stored in a link database to allow other functions to refer to them. When a certain function is used, its related information is automatically searched for in the link database. If related information exists, a hyperlink to the related information is automatically generated, so that a user can simply use the related information as necessary.
摘要翻译：用于管理移动终端的信息的系统和方法自动地生成与移动终端中的一个或多个单独的功能数据库相关联的与相关信息的链接。存储在每个功能数据库中的所有信息也存储在链接数据库中，以允许其他功能引用它们。当使用某个功能时，会在链接数据库中自动搜索相关信息。如果存在相关信息，则自动生成与相关信息的超链接，从而用户可以根据需要简单地使用相关信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式