专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5646451A Multifunctional chip wire bonds 失效
标题翻译：多功能芯片引线键
公开(公告)号：US5646451A
公开(公告)日：1997-07-08
申请号：US486844
申请日：1995-06-07
申请人： Ronald Lamar Freyman , Craig Joseph Garen , Clinton Hays Holder, Jr. , Robert Nelson Kershaw , Edward Clayton Morgan
发明人： Ronald Lamar Freyman , Craig Joseph Garen , Clinton Hays Holder, Jr. , Robert Nelson Kershaw , Edward Clayton Morgan
IPC分类号： H01L23/495 , H01L23/50 , H01L21/60
CPC分类号： H01L23/50 , H01L23/4952 , H01L24/49 , H01L2223/6611 , H01L2224/05554 , H01L2224/45124 , H01L2224/45144 , H01L2224/48091 , H01L2224/48247 , H01L2224/49109 , H01L2224/49113 , H01L2224/49171 , H01L2224/49175 , H01L24/45 , H01L24/48 , H01L2924/01005 , H01L2924/01006 , H01L2924/01013 , H01L2924/01015 , H01L2924/01029 , H01L2924/01033 , H01L2924/01079 , H01L2924/01082 , H01L2924/12042 , H01L2924/13091 , H01L2924/14 , H01L2924/181 , H01L2924/19043 , H01L2924/20106 , H01L2924/30107
摘要： A multifunctional chip includes first and second electrically isolated bonding pads. The chip also includes a control circuit coupled to the second bonding pad. The control circuit commands the chip to perform the first function if the first and second bonding pads are coupled. Alternatively, the control circuit commands the chip to perform the second function if the first and second bonding pads remain electrically isolated. The coupling or isolation between the first and second bonding pads is determined by wire bonds. Therefore, the use of wire bonds selects the function for the chip.
摘要翻译：多功能芯片包括第一和第二电隔离的焊盘。芯片还包括耦合到第二接合焊盘的控制电路。如果第一和第二接合焊盘耦合，则控制电路命令芯片执行第一功能。或者，如果第一和第二焊盘保持电隔离，则控制电路命令芯片执行第二功能。第一和第二接合焊盘之间的耦合或隔离由引线键确定。因此，使用引线键选择芯片的功能。

2. 发明授权

US06449629B1 Three input split-adder 有权
标题翻译：三输入分频器
公开(公告)号：US06449629B1
公开(公告)日：2002-09-10
申请号：US09310404
申请日：1999-05-12
申请人： Edward Clayton Morgan
发明人： Edward Clayton Morgan
IPC分类号： G06F738
CPC分类号： G06F7/509 , G06F2207/382 , G06F2207/3828
摘要： An integrated circuit includes an adder having a first adder circuit for receiving a portion of the operands to be summed, along with corresponding carry-in inputs. The first adder circuit provides a sum output and carry-out outputs. A second adder circuit receives another portion of the operands to be summed, along with corresponding carry-in inputs. Multiplexers between the first and second adder circuits determine whether the carry-in inputs to the second adder circuit are the same the carry-in inputs to the first adder circuit or whether the carry-in inputs to the second adder circuit are independent.
摘要翻译：集成电路包括具有第一加法器电路的加法器，该第一加法器电路用于接收要相加的一部分操作数以及相应的进位输入。第一加法器电路提供和输出和输出输出。第二加法器电路接收要相加的操作数的另一部分以及相应的进位输入。第一和第二加法器电路之间的多路复用器确定第二加法器电路的进位输入是否与第一加法器电路的进位输入相同，或者第二加法器电路的进位输入是否独立。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式