专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5966072A Executing computations expressed as graphs 失效
标题翻译：执行表示为图表的计算
公开(公告)号：US5966072A
公开(公告)日：1999-10-12
申请号：US678411
申请日：1996-07-02
申请人： Craig W. Stanfill , Clifford A. Lasser , Robert D. Lordi
发明人： Craig W. Stanfill , Clifford A. Lasser , Robert D. Lordi
IPC分类号： G06F9/06 , G06F9/44 , G06F9/46 , G06F9/48 , G06F9/50 , G06F9/54 , G06F15/167 , G06F15/00
CPC分类号： G06F9/5038 , G06F9/54
摘要： A method and apparatus by which a graph can be used to invoke computations directly. Methods get information into and out of individual processes represented on a graph, move information between the processes, and define a running order for the processes. An application writer informs a system incorporating the invention how processes should access necessary data. The invention adds "adaptor processes", if necessary, to assist in getting information into and out of processes. In general, in one aspect, a method executes on a computer system a computation expressed as a graph comprising a plurality of vertices representing computational processes, each vertex having an associated access method, and a plurality of links, each connecting at least two vertices to each other and representing a flow of data between the connected vertices, comprising the steps of: (1) accepting the graph into the computer system as user input; (2) preparing the graph for execution by performing, on the computer system, graph transformation steps until each vertex is in a runnable state, and each link is associated with at least one communication method compatible with the access methods of the vertices connected by the link; (3) launching each link by creating, by means of the computer system, a combination of communication channels and/or data stores, as appropriate to the link's communication method; and (4) launching each process by invoking execution of the process on the computer system.
摘要翻译：可以使用图形直接调用计算的方法和装置。方法将信息输入和输出图上表示的各个进程，在进程之间移动信息，并定义进程的运行顺序。应用程序写入程序通知结合本发明的系统如何访问必要的数据。如果需要，本发明增加了“适配器过程”，以帮助将信息进出进程。通常，在一个方面，一种方法在计算机系统上执行表示为包括表示计算过程的多个顶点的图形的计算，每个顶点具有相关联的访问方法，以及多个链接，每个链接将至少两个顶点连接到彼此并且表示所连接的顶点之间的数据流，包括以下步骤：（1）将图形作为用户输入接受到计算机系统中; （2）通过在计算机系统上执行图形变换步骤来准备执行图，直到每个顶点处于可运行状态，并且每个链接与至少一个与由所述顶点连接的顶点的访问方法兼容的通信方法相关联链接; （3）根据该链接的通信方式，通过计算机系统创建通信信道和/或数据存储的组合来启动每个链路; （4）通过调用计算机系统上的进程来启动每个进程。

2. 发明授权

US5857204A Restoring the state of a set of files 失效
标题翻译：恢复一组文件的状态
公开(公告)号：US5857204A
公开(公告)日：1999-01-05
申请号：US678398
申请日：1996-07-02
申请人： Robert D. Lordi , Clifford A. Lasser , Craig W. Stanfill
发明人： Robert D. Lordi , Clifford A. Lasser , Craig W. Stanfill
IPC分类号： G06F15/16 , G06F9/46 , G06F11/14 , G06F12/00 , G06F17/30
CPC分类号： G06F9/466 , G06F11/1435 , Y10S707/99953
摘要： A method and system that applies transaction techniques to file system operations in non-database applications executing on parallel processing systems. For each of a set of file operations, methods embodied in program routines are defined for performing, finalizing, and undoing the operations, so that the operations may be used in a non-database application to create a transaction processing environment. In general, in one aspect, the invention provides a computer program library for adding the semantics of transactions to a set of native operations of a native file system. The library comprises a set of one or more families of routines, each such family of routines corresponding to at least one native operation, each such family of routines including: (a) a Perform routine including instructions for providing the functional equivalent of one of the family's corresponding native operations while preserving information necessary to roll back such native operations; (b) a Finalize routine including instructions for committing the result of the corresponding perform routine; and (c) an Undo routine including instructions for rolling back the result of the corresponding perform routine. Provision is also made for accomodating programs that cannot be modified to incorporate the Perform operation.
摘要翻译：将并行处理系统中执行的非数据库应用程序中的事务处理技术应用于文件系统操作的方法和系统。对于一组文件操作中的每一个，定义了程序例程中包含的方法，用于执行，完成和撤销操作，以便可以在非数据库应用程序中使用操作来创建事务处理环境。一般来说，一方面，本发明提供了一种用于将事务的语义添加到本地文件系统的本机操作的集合的计算机程序库。该库包括一组一个或多个例程族，每个这样的一系列程序对应于至少一个本地操作，每个这样的例程族包括：（a）执行程序，其包括用于提供功能等同物的指令家庭相应的本土业务，同时保留回滚这种本地业务所需的信息; （b）Finalize程序，包括提交相应执行程序的结果的指令; 和（c）撤销程序，包括回滚对应执行程序的结果的指令。还规定了不能修改的并入执行操作的程序。

3. 发明授权

US06219775B1 Massively parallel computer including auxiliary vector processor 失效
标题翻译：大容量并行计算机包括辅助矢量处理器
公开(公告)号：US06219775B1
公开(公告)日：2001-04-17
申请号：US09040747
申请日：1998-03-18
申请人： Jon P. Wade , Daniel R. Cassiday , Robert D. Lordi , Guy Lewis Steele, Jr. , Margaret A. St. Pierre , Monica C. Wong-Chan , Zahi S. Abuhamdeh , David C. Douglas , Mahesh N. Ganmukhi , Jeffrey V. Hill , W. Daniel Hillis , Scott J. Smith , Shaw-Wen Yang , Robert C. Zak, Jr.
发明人： Jon P. Wade , Daniel R. Cassiday , Robert D. Lordi , Guy Lewis Steele, Jr. , Margaret A. St. Pierre , Monica C. Wong-Chan , Zahi S. Abuhamdeh , David C. Douglas , Mahesh N. Ganmukhi , Jeffrey V. Hill , W. Daniel Hillis , Scott J. Smith , Shaw-Wen Yang , Robert C. Zak, Jr.
IPC分类号： G06F702
CPC分类号： G06F15/8092 , G06F15/17381 , G06F15/8084 , G06F21/52
摘要： A massively-parallel computer includes a plurality of processing nodes and at least one control node interconnected by a network. The network faciliates the transfer of data among the processing nodes and of commands from the control node to the processing nodes. Each processing node includes an interface for transmitting data over, and receiving data and commands from, the network, at least one memory module for storing data, a node processor and an auxiliary processor. The node processor receives commands received by the interface and processes data in response thereto, in the process generating memory access requests for facilitating the retrieval of data from or storage of data in the memory module. The node processor further controlling the transfer of data over the network by the interface. The auxiliary processor is connected to the memory module and the node processor. In response to memory access requests from the node processor, the auxiliary processor performs a memory access operation to store data received from the node processor in the memory module, or to retrieve data from the memory module for transfer to the node processor. In response to auxiliary processing instructions from the node processor, the auxiliary processor performs data processing operations in connection with data in the memory module.
摘要翻译：大型并行计算机包括多个处理节点和由网络互连的至少一个控制节点。该网络便于处理节点之间的数据传输和从控制节点到处理节点的命令。每个处理节点包括用于在网络上传输数据并从其接收数据和命令的接口，用于存储数据的至少一个存储器模块，节点处理器和辅助处理器。节点处理器在产生存储器访问请求的过程中接收由接口接收的命令并响应于此处理数据，以便于从存储器模块中的数据检索或存储数据。节点处理器进一步通过接口控制网络上的数据传输。辅助处理器连接到存储器模块和节点处理器。响应于来自节点处理器的存储器访问请求，辅助处理器执行存储器访问操作以将从节点处理器接收的数据存储在存储器模块中，或者从存储器模块检索数据以传送到节点处理器。响应于来自节点处理器的辅助处理指令，辅助处理器结合存储器模块中的数据执行数据处理操作。

4. 发明授权

US5872987A Massively parallel computer including auxiliary vector processor 失效
标题翻译：大容量并行计算机包括辅助矢量处理器
公开(公告)号：US5872987A
公开(公告)日：1999-02-16
申请号：US714635
申请日：1996-09-16
申请人： Jon P. Wade , Daniel R. Cassiday , Robert D. Lordi , Guy Lewis Steele, Jr. , Margaret A. St. Pierre , Monica C. Wong-Chan , Zahi S. Abuhamdeh , David C. Douglas , Mahesh N. Ganmukhi , Jeffrey V. Hill , W. Daniel Hillis , Scott J. Smith , Shaw-Wen Yang , Robert C. Zak, Jr.
发明人： Jon P. Wade , Daniel R. Cassiday , Robert D. Lordi , Guy Lewis Steele, Jr. , Margaret A. St. Pierre , Monica C. Wong-Chan , Zahi S. Abuhamdeh , David C. Douglas , Mahesh N. Ganmukhi , Jeffrey V. Hill , W. Daniel Hillis , Scott J. Smith , Shaw-Wen Yang , Robert C. Zak, Jr.
IPC分类号： G06F15/173 , G06F15/78 , G06F15/80 , G06F7/02
CPC分类号： G06F15/8092 , G06F15/17381 , G06F15/8084 , G06F21/52
摘要： A massively-parallel computer includes a plurality of processing nodes and at least one control node interconnected by a network. The network faciliates the transfer of data among the processing nodes and of commands from the control node to the processing nodes. Each each processing node includes an interface for transmitting data over, and receiving data and commands from, the network, at least one memory module for storing data, a node processor and an auxiliary processor. The node processor receives commands received by the interface and processes data in response thereto, in the process generating memory access requests for facilitating the retrieval of data from or storage of data in the memory module. The node processor further controlling the transfer of data over the network by the interface. The auxiliary processor is connected to the memory module and the node processor. In response to memory access requests from the node processor, the auxiliary processor performs a memory access operation to store data received from the node processor in the memory module, or to retrieve data from the memory module for transfer to the node processor. In response to auxiliary processing instructions from the node processor, the auxiliary processor performs data processing operations in connection with data in the memory module.
摘要翻译：大型并行计算机包括多个处理节点和由网络互连的至少一个控制节点。该网络便于处理节点之间的数据传输和从控制节点到处理节点的命令。每个处理节点包括用于从网络传输数据并从其接收数据和命令的接口，用于存储数据的至少一个存储器模块，节点处理器和辅助处理器。节点处理器在产生存储器访问请求的过程中接收由接口接收的命令并响应于此处理数据，以便于从存储器模块中的数据检索或存储数据。节点处理器进一步通过接口控制网络上的数据传输。辅助处理器连接到存储器模块和节点处理器。响应于来自节点处理器的存储器访问请求，辅助处理器执行存储器访问操作以将从节点处理器接收的数据存储在存储器模块中，或者从存储器模块检索数据以传送到节点处理器。响应于来自节点处理器的辅助处理指令，辅助处理器结合存储器模块中的数据执行数据处理操作。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式