专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20190384868A1 METHOD AND APPARATUS FOR ADAPTIVE VOLTAGE SCALING TO ELIMINATE DELAY VARIATION OF WHOLE DESIGN 审中-公开
公开(公告)号：US20190384868A1
公开(公告)日：2019-12-19
申请号：US16355837
申请日：2019-03-17
申请人： Realtek Semiconductor Corp.
发明人： Mei-Li Yu , Ying-Chieh Chen , Yu-Lan Lo , Hsin-Chang Lin , Shu-Yi Kao
IPC分类号： G06F17/50
摘要： A method and apparatus for adaptive voltage scaling to eliminate delay variation of a whole design are provided. The method may include: reading a circuit simulation netlist file, a circuit design database, and a path list; building a delay variation database of each minimum unit within multiple minimum units of the whole design under various voltage levels according to the circuit design database; utilizing an initial voltage level to be a voltage level of a driving voltage of the whole design to apply the initial voltage level to the whole design, and performing static timing analysis (STA) on the whole design, to determine whether any timing violation path exists in the path list; and selectively adjusting the voltage level of the driving voltage and re-performing the STA until no timing violation path exists.

2. 发明授权

US10521529B2 Simulation method for mixed-signal circuit system and related electronic device 有权
公开(公告)号：US10521529B2
公开(公告)日：2019-12-31
申请号：US15628636
申请日：2017-06-20
申请人： Realtek Semiconductor Corp.
发明人： Ying-Chieh Chen , Mei-Li Yu , Ting-Hsiung Wang , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F17/50 , G01R31/3167
摘要： A simulation method for a mixed-signal circuit system includes: detecting a plurality of registers and a clock signal included in the mixed-signal circuit system; performing a timing analysis converting operation upon a circuit block coupled between any two register of the plurality of registers to obtain a converted circuit system; and performing a Static Timing Analysis operation upon the converted circuit system; wherein when the circuit block is convertible into a combinational circuit block, the timing analysis converting operation includes: converting the circuit block to the combinational circuit block, wherein the combinational circuit block is logic gate-level.

3. 发明申请

US20140223398A1 METHOD FOR DETERMINING INTERFACE TIMING OF INTEGRATED CIRCUIT AUTOMATICALLY AND RELATED MACHINE READABLE MEDIUM THEREOF 有权
标题翻译：自动确定集成电路接口时序的方法及相关机器可读介质
公开(公告)号：US20140223398A1
公开(公告)日：2014-08-07
申请号：US14051455
申请日：2013-10-11
申请人： Realtek Semiconductor Corp.
发明人： Mei-Li Yu , Ting-Hsiung Wang , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F17/50
CPC分类号： G06F1/10 , G06F17/5031
摘要： A method for determining an interface timing of an integrated circuit includes: reading a netlist file and a timing constraint file of the integrated circuit, and determining a first interface port of the netlist file according to the netlist file and the timing constraint file; determining a first transmission path and a load on the first transmission path between the first interface port and a specific circuit element in the netlist file; generating an interface circuit file according to the first transmission path and the load on the first transmission path; and calculating a first signal transmission time of the first transmission path out according to the interface circuit file.
摘要翻译：一种用于确定集成电路的接口定时的方法包括：读取集成电路的网表文件和定时约束文件，并根据网表文件和定时约束文件确定网表文件的第一接口端口; 确定网表列表文件中的第一接口端口和特定电路元件之间的第一传输路径上的第一传输路径和负载; 根据第一传输路径和第一传输路径上的负载生成接口电路文件; 以及根据所述接口电路文件计算出所述第一传输路径的第一信号传输时间。

4. 发明申请

US20150067623A1 TIMING ANALYSIS METHOD FOR NON-STANDARD CELL CIRCUIT AND ASSOCIATED MACHINE READABLE MEDIUM 审中-公开
标题翻译：非标准电路电路及相关机器可读介质的时序分析方法
公开(公告)号：US20150067623A1
公开(公告)日：2015-03-05
申请号：US14450279
申请日：2014-08-03
申请人： REALTEK SEMICONDUCTOR CORP.
发明人： Ying-Chieh Chen , Mei-Li Yu , Ting-Hsiung Wang , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F17/50
CPC分类号： G06F17/5031 , G06F2217/84
摘要： A timing analysis method applied for a non-standard cell circuit, includes: identifying at least a first register and a second register from the circuit; calculating at least one path delay of at least one path between the first register and the second register; calculating a first register clock delay from a first clock source to a first register clock input terminal of the first register; calculating a second register clock delay from a second clock source to a second register clock input terminal of the second register; and determining whether timing violation takes place in respect of the second register according to the path delay, the first register clock delay, the second register clock delay, and a first register delay of the first register.
摘要翻译：一种应用于非标准单元电路的定时分析方法，包括：从电路识别至少第一寄存器和第二寄存器; 计算所述第一寄存器和所述第二寄存器之间的至少一个路径的至少一个路径延迟; 计算从第一时钟源到第一寄存器的第一寄存器时钟输入端的第一寄存器时钟延迟; 计算从第二时钟源到第二寄存器的第二寄存器时钟输入端的第二寄存器时钟延迟; 以及根据所述路径延迟，所述第一寄存器时钟延迟，所述第二寄存器时钟延迟以及所述第一寄存器的第一寄存器延迟确定是否针对所述第二寄存器发生定时违反。

5. 发明申请

US20130298095A1 METHOD FOR CHECKING I/O CELL CONNECTIONS AND ASSOCIATED COMPUTER READABLE MEDIUM 审中-公开
标题翻译：检查I / O单元连接和相关计算机可读介质的方法
公开(公告)号：US20130298095A1
公开(公告)日：2013-11-07
申请号：US13875263
申请日：2013-05-01
申请人： REALTEK SEMICONDUCTOR CORP.
发明人： Mei-Li Yu , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F17/50
CPC分类号： G06F17/5081
摘要： A computer readable medium includes a program code for checking whether an I/O cell of a chip design has a connection error or not, where the chip design includes a plurality of I/O cells and a plurality of blocks, and when the program code is executed by a processor, the program code executes following steps: checking a connection between the I/O cell and a block by utilizing a check item corresponding to an attribute of the I/O cell to generate a checking result; and determining whether the I/O cell has a connection error according to the checking result.
摘要翻译：计算机可读介质包括用于检查芯片设计的I / O单元是否具有连接错误的程序代码，其中芯片设计包括多个I / O单元和多个块，并且当程序代码由处理器执行，程序代码执行以下步骤：通过利用与I / O单元的属性相对应的检查项来检查I / O单元和块之间的连接以产生检查结果; 以及根据检查结果确定I / O单元是否具有连接错误。

6. 发明授权

US11314912B2 IC design data base generating method, IC design method, and electronic device using the methods 有权
公开(公告)号：US11314912B2
公开(公告)日：2022-04-26
申请号：US16862575
申请日：2020-04-30
申请人： Realtek Semiconductor Corp.
发明人： Szu-Ying Huang , Mei-Li Yu , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F30/30 , G06F30/337 , G06F30/327 , G06F119/06 , G06F119/08
摘要： An IC design data base generating method, including: receiving a condition parameter, which comprises a process parameter and an operating parameter range comprising at least one operating parameter; and testing at least one cell according to the process parameter and the operating parameter range to generate a delay value data base. The delay value data base comprises a plurality of delay values, wherein the plurality of delay values for an identical cell correspond to the operating parameter range with an identical type but different value. An IC design method using the delay value data base is also disclosed.

7. 发明授权

US09858382B2 Computer program product for timing analysis of integrated circuit 有权
公开(公告)号：US09858382B2
公开(公告)日：2018-01-02
申请号：US14961104
申请日：2015-12-07
申请人： Realtek Semiconductor Corp.
发明人： Ying-Chieh Chen , Mei-Li Yu , Ting-Hsiung Wang , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F9/455 , G06F17/50
CPC分类号： G06F17/5081 , G06F17/5031 , G06F2217/84
摘要： A computer program product stored in a non-transitory storage device of an integrated circuit (IC) timing analysis device includes: a netlist reading module for reading a netlist of an integrated circuit; a signal path analysis module for analyzing signal paths of a clock signal to generate a simplified netlist of the integrated circuit; a clock delay calculating module for calculating clock delays of the clock signal respectively corresponding to the signal paths.

8. 发明申请

US20170364619A1 SIMULATION METHOD FOR MIXED-SIGNAL CIRCUIT SYSTEM AND RELATED ELECTRONIC DEVICE 审中-公开
公开(公告)号：US20170364619A1
公开(公告)日：2017-12-21
申请号：US15628636
申请日：2017-06-20
申请人： Realtek Semiconductor Corp.
发明人： Ying-Chieh Chen , Mei-Li Yu , Ting-Hsiung Wang , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F17/50 , G01R31/3167 , G06F15/18 , G01R13/34
摘要： A simulation method for a mixed-signal circuit system includes: detecting a plurality of registers and a clock signal included in the mixed-signal circuit system; performing a timing analysis converting operation upon a circuit block coupled between any two register of the plurality of registers to obtain a converted circuit system; and performing a Static Timing Analysis operation upon the converted circuit system; wherein when the circuit block is convertible into a combinational circuit block, the timing analysis converting operation includes: converting the circuit block to the combinational circuit block, wherein the combinational circuit block is logic gate-level.

9. 发明授权

US09003341B2 Method for determining interface timing of integrated circuit automatically and related machine readable medium thereof 有权
标题翻译：自动确定集成电路接口时序的方法及其相关的机器可读介质
公开(公告)号：US09003341B2
公开(公告)日：2015-04-07
申请号：US14051455
申请日：2013-10-11
申请人： Realtek Semiconductor Corp.
发明人： Mei-Li Yu , Ting-Hsiung Wang , Yu-Lan Lo , Shu-Yi Kao
IPC分类号： G06F17/50 , G06F1/10
CPC分类号： G06F1/10 , G06F17/5031
摘要： A method for determining an interface timing of an integrated circuit includes: reading a netlist file and a timing constraint file of the integrated circuit, and determining a first interface port of the netlist file according to the netlist file and the timing constraint file; determining a first transmission path and a load on the first transmission path between the first interface port and a specific circuit element in the netlist file; generating an interface circuit file according to the first transmission path and the load on the first transmission path; and calculating a first signal transmission time of the first transmission path out according to the interface circuit file.
摘要翻译：一种用于确定集成电路的接口定时的方法包括：读取集成电路的网表文件和定时约束文件，并根据网表文件和定时约束文件确定网表文件的第一接口端口; 确定网表列表文件中的第一接口端口和特定电路元件之间的第一传输路径上的第一传输路径和负载; 根据第一传输路径和第一传输路径上的负载生成接口电路文件; 以及根据所述接口电路文件计算出所述第一传输路径的第一信号传输时间。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式