专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06490200B2 Non-volatile memory with improved sensing and method therefor 有权
标题翻译：具有改进感测的非易失性存储器及其方法
公开(公告)号：US06490200B2
公开(公告)日：2002-12-03
申请号：US09924410
申请日：2001-08-07
申请人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
发明人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
IPC分类号： G11C1606
CPC分类号： G11C16/28 , G11C7/06 , G11C8/04 , G11C11/5621 , G11C11/5642 , G11C16/32 , G11C19/00 , G11C2211/5644 , G11C2211/5645
摘要： Floating gate memories such as EEPROM and flash EEPROM have the memory state of a memory cell thereof determined by sensing the conduction current of the cell. Inherent noise fluctuations in the conduction current during sensing are canceled out by averaging the sensing over a predetermined period of time. In one embodiment, as an integral part of the averaging process, the averaged conduction current is obtained directly as a digital memory state. Accuracy in sensing is therefore greatly improved by avoiding sensing noise with the current and avoiding having to resolve its memory state in the analog domain by comparison with another noisy reference current. In another embodiment, conventional sensing techniques are improved when sensing is made by comparison with a reference current by means of a symmetric, switched or non-switched capacitor differential amplifier.
摘要翻译：诸如EEPROM和闪存EEPROM的浮动存储器存储器通过感测单元的传导电流来确定其存储单元的存储状态。感测期间的传导电流的固有噪声波动通过在预定时间段内对感测进行平均而抵消。在一个实施例中，作为平均处理的组成部分，平均的导通电流被直接获得作为数字存储器状态。因此，通过避免使用电流感测噪声并避免必须通过与其他噪声参考电流进行比较来解决模拟域中的存储状态，从而大大提高了感测精度。在另一个实施例中，当通过对称，开关或非开关电容器差分放大器与参考电流进行比较来进行感测时，常规感测技术得到改进。

2. 发明授权

US06282120B1 Non-volatile memory with improved sensing and method therefor 有权
标题翻译：具有改进感测的非易失性存储器及其方法
公开(公告)号：US06282120B1
公开(公告)日：2001-08-28
申请号：US09536930
申请日：2000-03-27
申请人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
发明人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
IPC分类号： G11C1606
CPC分类号： G11C11/5642 , G11C7/06 , G11C8/04 , G11C11/5621 , G11C16/28 , G11C16/32 , G11C19/00 , G11C2211/5644 , G11C2211/5645
摘要： Floating gate memories such as EEPROM and flash EEPROM have the memory state of a memory cell thereof determined by sensing the conduction current of the cell Inherent noise fluctuations in the conduction current during sensing are canceled out by averaging the sensing over a predetermined period of time. In one embodiment, as an integral part of the averaging process, the averaged conduction current is obtained directly as a digital memory state. Accuracy in sensing is therefore greatly improved by avoiding sensing noise with the current and avoiding having to resolve its memory state in the analog domain by comparison with another noisy reference current. In another embodiment, conventional sensing techniques are improved when sensing is made by comparison with a reference current by means of a symmetric, switched or non-switched capacitor differential amplifier. The improved sensing accuracy allows higher resolution of conduction states, thereby allowing a cell to store substantially more than one bit of information.
摘要翻译：诸如EEPROM和闪存EEPROM的浮动存储器存储器通过感测单元的传导电流来确定其存储单元的存储状态。通过在预定时间段内平均感测来抵消感测期间传导电流的固有噪声波动。在一个实施例中，作为平均处理的组成部分，平均的导通电流被直接获得作为数字存储器状态。因此，通过避免使用电流感测噪声并避免必须通过与其他噪声参考电流进行比较来解决模拟域中的存储状态，从而大大提高了感测精度。在另一个实施例中，当通过对称，开关或非开关电容器差分放大器与参考电流进行比较来进行感测时，常规感测技术得到改进。改进的感测精度允许更高的导通状态分辨率，从而允许单元存储大致多于一位的信息。

3. 发明授权

US06661708B2 Non-volatile memory with improved sensing and method therefor 有权
公开(公告)号：US06661708B2
公开(公告)日：2003-12-09
申请号：US10290558
申请日：2002-11-07
申请人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
发明人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
IPC分类号： G11C1606
CPC分类号： G11C16/28 , G11C7/06 , G11C8/04 , G11C11/5621 , G11C11/5642 , G11C16/32 , G11C19/00 , G11C2211/5644 , G11C2211/5645
摘要： Floating gate memories such as EEPROM and flash EEPROM have the memory state of a memory cell thereof determined by sensing the conduction current of the cell. Inherent noise fluctuations in the conduction current during sensing are canceled out by averaging the sensing over a predetermined period of time. In one embodiment, as an integral part of the averaging process, the averaged conduction current is obtained directly as a digital memory state. Accuracy in sensing is therefore greatly improved by avoiding sensing noise with the current and avoiding having to resolve its memory state in the analog domain by comparison with another noisy reference current. In another embodiment, conventional sensing techniques are improved when sensing is made by comparison with a reference current by means of a symmetric, switched or non-switched capacitor differential amplifier.

4. 发明授权

US6044019A Non-volatile memory with improved sensing and method therefor 有权
公开(公告)号：US6044019A
公开(公告)日：2000-03-28
申请号：US177809
申请日：1998-10-23
申请人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
发明人： Raul-Adrian Cernea , Rushyah Tang , Douglas Lee , Chi-Ming Wang , Daniel Guterman
IPC分类号： G11C16/06 , G11C11/56 , G11C16/02 , G11C16/28 , G11C13/00
CPC分类号： G11C11/5642 , G11C11/5621 , G11C16/28 , G11C16/32 , G11C19/00 , G11C2211/5644 , G11C2211/5645 , G11C7/06 , G11C8/04
摘要： Floating gate memories such as EEPROM and flash EEPROM have the memory state of a memory cell thereof determined by sensing the conduction current of the cell. Inherent noise fluctuations in the conduction current during sensing are canceled out by averaging the sensing over a predetermined period of time. In one embodiment, as an integral part of the averaging process, the averaged conduction current is obtained directly as a digital memory state. Accuracy in sensing is therefore greatly improved by avoiding sensing noise with the current and avoiding having to resolve its memory state in the analog domain by comparison with another noisy reference current. In another embodiment, conventional sensing techniques are improved when sensing is made by comparison with a reference current by means of a symmetric, switched or non-switched capacitor differential amplifier. The improved sensing accuracy allows higher resolution of conduction states, thereby allowing a cell to store substantially more than one bit of information.

5. 发明申请

US20060023507A1 Method of reducing disturbs in non-volatile memory 有权
公开(公告)号：US20060023507A1
公开(公告)日：2006-02-02
申请号：US11238911
申请日：2005-09-28
申请人： John Mangan , Daniel Guterman , George Samachisa , Brian Murphy , Chi-Ming Wang , Khandker Quader
发明人： John Mangan , Daniel Guterman , George Samachisa , Brian Murphy , Chi-Ming Wang , Khandker Quader
IPC分类号： G11C7/10 , G11C11/34
CPC分类号： G11C7/12 , G11C16/12 , G11C16/3427 , G11C29/02 , G11C29/021 , G11C29/028 , G11C29/50012 , G11C2029/1204
摘要： In a non-volatile memory, the displacement current generated in non-selected word lines that results when the voltage levels on an array's bit lines are changed can result in disturbs. Techniques for reducing these currents are presented. In a first aspect, the number of cells being simultaneously programmed on a word line is reduced. In a non-volatile memory where an array of memory cells is composed of a number of units, and the units are combined into planes that share common word lines, the simultaneous programming of units within the same plane is avoided. Multiple units may be programmed in parallel, but these are arranged to be in separate planes. This is done by selecting the number of units to be programmed in parallel and their order such that all the units programmed together are from distinct planes, by comparing the units to be programmed to see if any are from the same plane, or a combination of these. In a second, complementary aspect, the rate at which the voltage levels on the bit lines are changed is adjustable. By monitoring the frequency of disturbs, or based upon the device's application, the rate at which the bit line drivers change the bit line voltage can be adjusted. This can be implemented by setting the rate externally, or by the controller based upon device performance and the amount of data error being generated.

6. 发明申请

US20070076510A1 Method of Reducing Disturbs in Non-Volatile Memory 有权
标题翻译：减少非易失性存储器中的干扰的方法
公开(公告)号：US20070076510A1
公开(公告)日：2007-04-05
申请号：US11538521
申请日：2006-10-04
申请人： John Mangan , Daniel Guterman , George Samachisa , Brian Murphy , Chi-Ming Wang , Khandker Quader
发明人： John Mangan , Daniel Guterman , George Samachisa , Brian Murphy , Chi-Ming Wang , Khandker Quader
IPC分类号： G11C8/00
CPC分类号： G11C7/12 , G11C16/12 , G11C16/3427 , G11C29/02 , G11C29/021 , G11C29/028 , G11C29/50012 , G11C2029/1204
摘要： In a non-volatile memory, the displacement current generated in non-selected word lines that results when the voltage levels on an array's bit lines are changed can result in disturbs. Techniques for reducing these currents are presented. In a first aspect, the number of cells being simultaneously programmed on a word line is reduced. In a non-volatile memory where an array of memory cells is composed of a number of units, and the units are combined into planes that share common word lines, the simultaneous programming of units within the same plane is avoided. Multiple units may be programmed in parallel, but these are arranged to be in separate planes. This is done by selecting the number of units to be programmed in parallel and their order such that all the units programmed together are from distinct planes, by comparing the units to be programmed to see if any are from the same plane, or a combination of these. In a second, complementary aspect, the rate at which the voltage levels on the bit lines are changed is adjustable. By monitoring the frequency of disturbs, or based upon the device's application, the rate at which the bit line drivers change the bit line voltage can be adjusted. This can be implemented by setting the rate externally, or by the controller based upon device performance and the amount of data error being generated.
摘要翻译：在非易失性存储器中，在阵列位线上的电压电平改变时产生的未选择字线中产生的位移电流可能导致干扰。提出了减少这些电流的技术。在第一方面，减少了在字线上同时编程的单元的数量。在非易失性存储器中，存储器单元阵列由多个单元组成，并且单元被组合成共享公共字线的平面，避免同一平面内的单元的同时编程。多个单元可以并行编程，但是它们被布置成处于分开的平面中。这是通过选择并行编程的单元数量及其顺序，使得所有编程在一起的单元都来自不同的平面，通过比较要编程的单元以查看是否来自同一平面，或者组合这些。在第二个互补方面，位线上的电压电平改变的速率是可调节的。通过监视干扰的频率，或者基于设备的应用，可以调整位线驱动器改变位线电压的速率。这可以通过外部设置速率或由控制器基于设备性能和产生的数据错误量来实现。

7. 发明申请

US20050146933A1 Method of reducing disturbs in non-volatile memory 失效
公开(公告)号：US20050146933A1
公开(公告)日：2005-07-07
申请号：US11054084
申请日：2005-02-08
申请人： Daniel Guterman , George Samachisa , Brian Murphy , Chi-Ming Wang , Khandker Quader
发明人： Daniel Guterman , George Samachisa , Brian Murphy , Chi-Ming Wang , Khandker Quader
IPC分类号： G11C16/02 , G11C16/12 , G11C16/04
CPC分类号： G11C7/12 , G11C16/12 , G11C16/3427 , G11C29/02 , G11C29/021 , G11C29/028 , G11C29/50012 , G11C2029/1204
摘要： In a non-volatile memory, the displacement current generated in non-selected word lines that results when the voltage levels on an array's bit lines are changed can result in disturbs. Techniques for reducing these currents are presented. In a first aspect, the number of cells being simultaneously programmed on a word line is reduced. In a non-volatile memory where an array of memory cells is composed of a number of units, and the units are combined into planes that share common word lines, the simultaneous programming of units within the same plane is avoided. Multiple units may be programmed in parallel, but these are arranged to be in separate planes. This is done by selecting the number of units to be programmed in parallel and their order such that all the units programmed together are from distinct planes, by comparing the units to be programmed to see if any are from the same plane, or a combination of these. In a second, complementary aspect, the rate at which the voltage levels on the bit lines are changed is adjustable. By monitoring the frequency of disturbs, or based upon the device's application, the rate at which the bit line drivers change the bit line voltage can be adjusted. This can be implemented by setting the rate externally, or by the controller based upon device performance and the amount of data error being generated.

8. 发明申请

US20070226434A1 DATA RECOVERY IN A MEMORY SYSTEM USING TRACKING CELLS 有权
标题翻译：使用跟踪单元的存储器系统中的数据恢复
公开(公告)号：US20070226434A1
公开(公告)日：2007-09-27
申请号：US11752024
申请日：2007-05-22
申请人： Daniel Guterman , Stephen Gross , Shahzad Khalid , Geoffrey Gongwer
发明人： Daniel Guterman , Stephen Gross , Shahzad Khalid , Geoffrey Gongwer
IPC分类号： G06F12/00
CPC分类号： G11C16/26 , G11C11/5621 , G11C16/349
摘要： Tracking cells are used in a memory system to improve the read process. The tracking cells can provide an indication of the quality of the data and can be used as part of a data recovery operation if there is an error. The tracking cells provide a means to adjust the read parameters to optimum levels in order to reflect the current conditions of the memory system. Additionally, some memory systems that use multi-state memory cells will apply rotation data schemes to minimize wear. The rotation scheme can be encoded in the tracking cells based on the states of multiple tracking cells, which is decoded upon reading.
摘要翻译：在存储器系统中使用跟踪单元来改善读取过程。跟踪单元可以提供数据质量的指示，如果存在错误，可以将其用作数据恢复操作的一部分。跟踪单元提供了将读取参数调整到最佳水平以便反映存储器系统的当前状况的手段。另外，使用多状态存储器单元的一些存储器系统将应用旋转数据方案以最小化磨损。可以基于多个跟踪单元的状态在跟踪单元中编码旋转方案，该单元在读取时被解码。

9. 发明申请

US20070153583A1 Alternate row-based reading and writing for non-volatile memory 有权
标题翻译：用于非易失性存储器的替代行读和写
公开(公告)号：US20070153583A1
公开(公告)日：2007-07-05
申请号：US11321259
申请日：2005-12-29
申请人： Daniel Guterman
发明人： Daniel Guterman
IPC分类号： G11C11/34
CPC分类号： G11C16/3418 , G11C16/3427
摘要： A set of storage elements is programmed beginning with a word line WLn adjacent a select gate line for the set. After programming the first word line, the next word line WLn+1 adjacent to the first word line is skipped and the next word line WLn+2 adjacent to WLn+1 is programmed. WLn+1 is then programmed. Programming continues according to the sequence {WLn+4, WLn+3, WLn+6, WLn+5, . . . } until all but the last word line for the set have been programmed. The last word line is then programmed. By programming in this manner, some of the word lines of the set (WLn+1, WLn+3, etc.) have no subsequently programmed neighboring word lines. The memory cells of these word lines will not experience any floating gate to floating gate coupling threshold voltage shift impact due to subsequently programmed neighboring memory cells. The word lines having no subsequently programmed neighbors are read without using offsets or compensations based on neighboring memory cells. The other word lines are read using compensations based on data states within both subsequently programmed neighboring word lines.
摘要翻译：一组存储元件从与集合的选择栅极线相邻的字线WLn开始被编程。在对第一字线进行编程之后，跳过与第一字线相邻的下一个字线WLn + 1，并对与WLn + 1相邻的下一个字线WLn + 2进行编程。然后编程WLn + 1。根据序列{WLn + 4，WLn + 3，WLn + 6，WLn + 5，...，。。 }直到所有集合的最后一个字线都被编程为止。然后编程最后一个字线。通过以这种方式进行编程，组（WLn + 1，WLn + 3等）的一些字线没有随后编程的相邻字线。这些字线的存储单元将不会经历由于随后编程的相邻存储单元而产生的任何漂浮栅极与浮栅耦合阈值电压偏移的影响。在不使用基于相邻存储器单元的偏移或补偿的情况下读取没有随后编程的邻居的字线。使用基于随后编程的相邻字线内的数据状态的补偿来读取其他字线。

10. 发明申请

US20070118713A1 Memory system for legacy hosts 有权
标题翻译：传统主机的内存系统
公开(公告)号：US20070118713A1
公开(公告)日：2007-05-24
申请号：US11286100
申请日：2005-11-22
申请人： Daniel Guterman , Yoram Cedar , Charles Schroter , Milton Barrocas , Carlos Gonzalez , Kevin Conley
发明人： Daniel Guterman , Yoram Cedar , Charles Schroter , Milton Barrocas , Carlos Gonzalez , Kevin Conley
IPC分类号： G06F12/00
CPC分类号： G06F3/0664 , G06F3/0607 , G06F3/0661 , G06F3/0679 , G06F11/1048 , G06F13/385
摘要： A non-volatile memory device is provided with a controller and includes method that controls memory operations and to emulate the memory and communication characteristics of a legacy memory device. In this way, the memory device is compatible with a host that was originally designed to operate the legacy memory device. In particular, the controller performs the emulation to the host taking into account differences such as multibit memory, error correction requirement, memory support of overwrites, and erasable block sizes.
摘要翻译：非易失性存储器件具有控制器，并且包括控制存储器操作并模拟传统存储器件的存储器和通信特性的方法。以这种方式，存储器设备与最初设计用于操作传统存储设备的主机兼容。特别地，控制器考虑到诸如多位存储器，错误校正要求，覆盖的存储器支持以及可擦除块大小之类的差异，对主机执行仿真。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式